
chanhvinh.com

life.augmented


STL320N4LF8

Datasheet

N-channel enhancement mode logic level 40 V, 0.8 mΩ max., 360 A, STripFET F8 Power MOSFET in a PowerFLAT 5x6 package



PowerFLAT 5x6



Features

Order code	V_{DS}	$R_{DS(on)}$ max.	I_D
STL320N4LF8	40 V	0.8 mΩ	360 A

- MSL1 grade
- 175 °C operating temperature
- 100% avalanche tested

Applications

- Switching applications

Description

This N-channel Power MOSFET utilizes STripFET F8 technology featuring an enhanced trench gate structure.

It ensures very low on-state resistance while reducing internal capacitances and gate charge for faster and more efficient switching.

Product status link
STL320N4LF8

Product summary	
Order code	STL320N4LF8
Marking(1)	320N4LF8
Package	PowerFLAT 5x6
Packing	Tape and reel

1. *For engineering samples marking, see PowerFLAT 5x6 marking information.*

chanhvinh.com

1 Electrical ratings

T_C = 25 °C, unless otherwise specified.

Table 1. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage	40	V
V_{GS}	Gate-source voltage	±20	V
I_D (1)	Drain current (continuous) at T_C = 25 °C	360	A
	Drain current (continuous) at T_C = 100 °C	254	
I_{DM} (2)(3)	Drain current (pulsed), t_P = 10 µs	1440	A
P_{TOT}	Total power dissipation at T_C = 25 °C	188	W
I_{AS}	Single pulse avalanche current (pulse width limited by T_J max.)	60	A
E_{AS}	Single pulse avalanche energy (starting T_J = 25 °C, I_D = 60 A, R_{Gmin} = 25 Ω)	590	mJ
T_J	Operating junction temperature range	-55 to 175	°C
T_{stg}	Storage temperature range		

1. *The value is relevant to R_{thJC}. Current limitations will come from the operative conditions, such as temperature and thermal resistance of the PCB.*
2. *Specified by design and evaluated by characterization, not tested in production.*
3. *Pulse width is limited by safe operating area.*

Table 2. Thermal data

Symbol	Parameter	Value	Unit
R_{thJA} (1)	Thermal resistance, junction-to-ambient max. (on 2s2p FR-4 board vertical in still air)	20	°C/W
R_{thJC}	Thermal resistance, junction-to-case max.	0.8	°C/W

1. *Defined according to JEDEC standards (JESD51-5, -7).*

chanhvinh.com

2 Electrical characteristics

T_J = 25 °C unless otherwise specified.

Table 3. On/off states

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	V_{GS} = 0 V, I_D = 1 mA	40			V
I_{DSS}	Zero gate voltage drain current	V_{DS} = 40 V, V_{GS} = 0 V			1	µA
		V_{DS} = 40 V, V_{GS} = 0 V, T_J = 125°C(1)			100	
I_{GSS}	Gate-body leakage current	V_{GS} = 20 V, V_{DS} = 0 V			100	nA
$V_{GS(th)}$	Gate threshold voltage	V_{DS} = V_{GS}, I_D = 250 µA	1.2		2.0	V
$R_{DS(on)}$	Static drain-source on-resistance	V_{GS} = 10 V, I_D = 60 A		0.55	0.8	mΩ
		V_{GS} = 4.5 V, I_D = 60 A		0.85	1.15	
R_G(1)	Gate resistance			1.2		Ω

1. *Specified by design and evaluated by characterization, not tested in production.*

Table 4. Dynamic

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
C_{iss}(1)	Input capacitance	V_{DS} = 25 V, f = 1 MHz, V_{GS} = 0 V	-	7657	-	pF
C_{oss}(1)	Output capacitance		-	1968	-	pF
C_{rss}(1)	Reverse transfer capacitance		-	50	-	pF
Q_g(1)	Total gate charge	V_{DD} = 20 V, I_D = 60 A, V_{GS} = 0 to 4.5 V	-	41	-	nC
		V_{DD} = 20 V, I_D = 60 A, V_{GS} = 0 to 10 V	-	96	-	
Q_{gs}(1)	Gate-source charge	V_{DD} = 20 V, I_D = 60 A, V_{GS} = 0 to 4.5 V	-	20	-	nC
Q_{gd}(1)	Gate-drain charge		-	6.9	-	nC
$Q_{g(sync)}$(1)	Total gate charge, sync. MOSFET	V_{DS} = 0.1 V, V_{GS} = 0 to 4.5 V	-	43	-	nC
Q_{oss}(1)	Output charge	V_{DD} = 20 V, V_{GS} = 0 V	-	102	-	nC

1. *Specified by design and evaluated by characterization, not tested in production.*

Table 5. Switching times

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
$t_{d(on)}$(1)	Turn-on delay time	V_{DD} = 20 V, I_D = 60 A, R_G = 4.7 Ω, V_{GS} = 10 V	-	12.5	-	ns
t_r(1)	Rise time		-	6.5	-	ns
$t_{d(off)}$(1)	Turn-off delay time		-	89	-	ns
t_f(1)	Fall time		-	21	-	ns

1. *Specified by design and evaluated by characterization, not tested in production.*

chanhvinh.com

Table 6. Source-drain diode

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_{SD} (1)(2)	Forward on current (continuous)	T_C = 25 °C	-		135	A
V_{SD}	Forward on voltage	I_{SD} = 60 A, V_{GS} = 0 V	-		1.1	V
t_{rr} (1)	Reverse recovery time	I_D = 60 A, di/dt = 100 A/µs, V_{DD} = 32 V	-	60.1		ns
Q_{rr} (1)	Reverse recovery charge		-	74.4		nC
I_{RRM} (1)	Reverse recovery current		-	2.5		A

1. *Specified by design and evaluated by characterization, not tested in production.*
2. *The value is relevant to R_{thJC}. Current limitations will come from the operating conditions, such as temperature and thermal resistance of the PCB.*

chanhvinh.com

2.1 Electrical characteristics (curves)

Figure 1. Total power dissipation




Figure 2. Drain current vs case temperature




Figure 3. Safe operating area




Figure 4. Normalized transient thermal impedance




Figure 5. Typical output characteristics





Figure 6. Typical transfer characteristics



chanhvinh.com

Figure 7. Typical drain-source on-resistance




Figure 8. Typical on-resistance vs gate-source voltage




Figure 9. Typical gate charge characteristics




Figure 10. Typical capacitance characteristics




Figure 11. Avalanche characteristics





Figure 12. Avalanche energy



chanhvinh.com

Figure 13. Typical reverse diode forward characteristics




Figure 14. Normalized on-resistance vs temperature




Figure 15. Normalized gate threshold voltage vs temperature





Figure 16. Normalized $V_{(BR)DSS}$ vs temperature




chanhvinh.com

3 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: www.st.com. ECOPACK is an ST trademark.

3.1 PowerFLAT 5x6 type B package information

Figure 17. PowerFLAT 5x6 type B package outline



Drawing_8472137_typeB rev5


chanhvinh.com

Table 7. **PowerFLAT 5x6 type B mechanical data**

Dim.	mm		
	Min.	Typ.	Max.
A	0.90	0.95	1.00
A1		0.02	
b	0.35	0.40	0.45
b1		0.30	
c	0.21	0.25	0.34
D	4.80		5.10
D1	4.80	4.90	5.00
D2	4.01	4.21	4.31
e	1.17	1.27	1.37
E	5.90	6.00	6.10
E1	5.70	5.75	5.80
E2	3.54	3.64	3.74
E4	0.15	0.25	0.35
E5	0.26	0.36	0.46
H	0.51	0.61	0.71
K	0.95		
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
L2			0.10
P	1.00	1.10	1.20
θ	8°	10°	12°

chanhvinh.com

Figure 18. **PowerFLAT 5x6 recommended footprint (dimensions are in mm)**




Footprint_8472137_typeB rev5

chanhvinh.com

3.2 PowerFLAT 5x6 packing information

Figure 19. PowerFLAT 5x6 tape (dimensions are in mm)



Ao	6.30 +/– 0.1
Bo	5.30 +/– 0.1
Ko	1.20 +/– 0.1
F	5.50 +/– 0.1
P1	8.00 +/– 0.1
W	12.00 +/– 0.3

(I) Measured from centreline of sprocket hole to centreline of pocket.


(II) Cumulative tolerance of 10 sprocket holes is ±0.20.

(III) Measured from centreline of sprocket hole to centreline of pocket

Base and bulk quantity 3000 pcs
All dimensions are in millimeters


8234350_Tape_rev_C

Figure 20. PowerFLAT 5x6 package orientation in carrier tape



chanhvinh.com

Figure 21. **PowerFLAT 5x6 reel**




All dimensions are in millimeters

8234350_Reel_rev_C

chanhvinh.com

3.3 PowerFLAT 5x6 marking information

Figure 22. **PowerFLAT 5x6 marking information**



Note: Engineering Samples: these samples can be clearly identified by a dedicated special symbol in the marking of each unit. These samples are intended to be used for electrical compatibility evaluation only; usage for any other purpose may be agreed only upon written authorization by ST. ST is not liable for any customer usage in production and/or in reliability qualification trials.

Commercial Samples: fully qualified parts from ST standard production with no usage restrictions.

chanhvinh.com

Revision history

Table 8. **Document revision history**

Date	Revision	Changes
14-Mar-2022	1	Initial release.
13-Jun-2022	2	Updated cover image and schematic in cover page. Added table 'product status link' in cover page. Updated Figure 22. PowerFLAT 5x6 marking information. Minor text changes.

chanhvinh.com

Contents

1 **Electrical ratings** 2

2 **Electrical characteristics** 3

2.1 Electrical characteristics (curves) 5

3 **Package information** 8

3.1 PowerFLAT 5x6 type B package information 8

3.2 PowerFLAT 5x6 packing information 11

3.3 PowerFLAT 5x6 marking information 13

Revision history 14

chanhvinh.com

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers’ products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics – All rights reserved