chanhvinh.com

SAM C20/C21 Family Silicon Errata and Data Sheet Clarification

SAM C20/C21

SAM C20/C21 Family Errata

The SAM C20/C21 family of devices that you have received conform functionally to the current Device Data Sheet (DS60001479), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the tables shown below.

The errata described in this document will be addressed in future revisions of the SAM C20/C21 family silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Data Sheet clarifications and corrections (if applicable) are located in Data Sheet Clarifications, following the discussion of silicon issues.

Table 1. SAM C20 Family Silicon Device Identification

Part Number	Device ID (DID[31:0])	Revision (DID.REVISION[3:0])					
		B	C	D	E	F	H
ATSAMC20E15A	0x11000x0D	0x1	0x2	0x3	0x4	0x5	0x7
ATSAMC20E16A	0x11000x0C						
ATSAMC20E17A	0x11000x0B						
ATSAMC20E18A	0x11000x0A						
ATSAMC20G15A	0x11000x08						
ATSAMC20G16A	0x11000x07						
ATSAMC20G17A	0x11000x06						
ATSAMC20G18A	0x11000x05						
ATSAMC20J15A	0x11000x03						
ATSAMC20J16A	0x11000x02						
ATSAMC20J17A	0x11000x01						
ATSAMC20J17AU (2)	0x11000x10						
ATSAMC20J18A	0x11000x00						
ATSAMC20J18AU (2)	0x11000x0F						
ATSAMC20N17A	0x11001x21	N/A	N/A	N/A	0x4	0x5	N/A
ATSAMC20N18A	0x11001x20						

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Table 2. SAM C21 Family Silicon Device Identification

Part Number	Device ID (DID[31:0])	Revision (DID.REVISION[3:0])					
		B	C	D	E	F	H
ATSAMC21E15A	0x11010x0D	0x1	0x2	0x3	0x4	0x5	0x7
ATSAMC21E16A	0x11010x0C						
ATSAMC21E17A	0x11010x0B						
ATSAMC21E18A	0x11010x0A						
ATSAMC21G15A	0x11010x08						
ATSAMC21G16A	0x11010x07						
ATSAMC21G17A	0x11010x06						
ATSAMC21G18A	0x11010x05						
ATSAMC21J15A	0x11010x03						
ATSAMC21J16A	0x11010x02						
ATSAMC21J17A	0x11010x01						
ATSAMC21J17AU (2)	0x11010x10						
ATSAMC21J18A	0x11010x00						
ATSAMC21J18AU (2)	0x11010x0F						
ATSAMC21N17A	0x11011x21	N/A	N/A	N/A	0x4	0x5	N/A
ATSAMC21N18A	0x11011x20						

Notes:

1. Refer to the “Device Service Unit” chapter in the current Device Data Sheet (DS60001479) for detailed information on Device Identification and Revision IDs for your specific device.
2. Part numbers ending in "U" correspond to UUT packaging.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
OSC32KCTRL	Clock Failure Detection	1.1.1	At start-up and in case of clock failure detection (CFD), the auto switch by the CFD does not work if XOSC32K is requested by the GCLK.	E/G/J	X					
				N						
OSC48M	System Reset	1.2.1	When a System Reset is applied, the OSC48MDIV register is reset, but the value is not synchronized.	E/G/J	X					
				N						
OSC48M	Division Ratio	1.2.2	Changing the division ratio (OSC48MDIV) while the OSC48M is running but not requested by any generic clock generator (GCLK_GEN) makes the OSC48DIV bit in the OSC48MSYNCBUSY register to remain always set.	E/G/J	X	X	X	X	X	X
				N				X	X	
OSC48M	Start-Up	1.2.3	In some very rare cases, the OSC48M internal oscillator may not start at power-up or may not re-start during runtime after having been turned off manually or automatically by the system.	E/G/J	X	X	X	X	X	X
				N				X	X	
FDPLL	Standby Mode	1.3.1	When entering Standby mode, the FDPLL is still running even if not requested by any module causing extra consumption.	E/G/J	X					
				N						
FDPLL	Clocking Accuracy	1.3.2	The FDPLL96M exhibits high period jitter and is not suitable for accurate clocking.	E/G/J	X	X				
				N						
FDPLL	Ratio Value	1.3.3	When FDPLL ratio value in the DPLLRATIO register is changed on the fly, STATUS.DPLLLDRTO will not be set even though the ratio is updated.	E/G/J	X	X	X	X	X	X
				N				X	X	
FDPLL	FDPLL Loop Divider Ratio	1.3.4	Changing the FDPLL Loop Divider Ratio on-the-fly does not work if the GCLK_DPLL_32K is not available.	E/G/J	X	X	X	X	X	X
				N				X	X	
ADC	Software Trigger	1.4.1	Once set, the ADC.SWTRIG.START will not be cleared until the microcontroller is reset.	E/G/J	X					
				N						
ADC	Least Significant Byte Result	1.4.2	The LSB of ADC result is stuck at zero in unipolar mode for 8-bit and 10-bit resolution.	E/G/J	X					
				N						
ADC	Window Monitor	1.4.3	When the window monitor is enabled and its output is '0', the ADC GCLK is kept running.	E/G/J	X					
				N						
ADC	Synchronized Event	1.4.4	If a synchronized event is received during an ADC conversion, the ADC will not acknowledge the event,causing a stall of the event channel.	E/G/J	X	X	X	X	X	X
				N						
ADC	Software Trigger Sync Busy Status	1.4.5	ADC SYNCBUSY.SWTRIG becomes stuck to one after wake-up from Standby Sleep mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
ADC	Reference Buffer Offset Compensation	1.4.6	TUE of the ADC conversion result is out of specification.	E/G/J	X	X	X	X	X	X
				N				X	X	
ADC	Differential and Single-Ended Mode	1.4.7	Electrical characteristics for differential mode and Single-Ended mode do not meet the published specification in the product data sheet.	E/G/J	X	X	X	X		
				N						
ADC	Power Consumption	1.4.8	Power consumption for the ADC does not meet the published specification in the product data sheet.	E/G/J	X	X	X	X		
				N				X	X	
ADC	Sequence State	1.4.9	The SEQSTATUS register is not updated properly when exiting Standby mode by an ADC conversions sequence event.	E/G/J	X	X	X	X	X	X
				N				X	X	
ADC	Syncbusy Enable	1.4.10	ADC0 Enable Synchronization Busy Bit (ADC0.SYNCBUSY.ENABLE) may remain stuck at 1 when working with ADC0 and ADC1 if Host-Client operation is disabled, and when ADC1 is enabled while ADC0 is not enabled.	E/G/J	X	X	X	X	X	X
				N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
AC	Hysteresis	1.5.1	Hysteresis is only present for a falling (1->0) transition of the comparator output.	E/G/J	X					
				N						
AC	Low-Power Mode with Hysteresis	1.5.2	Low-Power mode (COMPCTRLn.SPEED = 0x0) with hysteresis enabled (COMPCTRLn.HYSTEN = 0x1) may result in undesired behavior of the AC.	E/G/J	X	X	X	X		
				N				X	X	
AC	Analog Pins	1.5.3	Analog pins are shared between PTC and AC module.	E/G/J	X	X	X	X	X	X
				N				X	X	
AC	Hysteresis	1.5.4	Hysteresis specification for the AC does not meet the published specification in the product data sheet.	E/G/J	X	X	X	X		
				N						
AC	Power Consumption	1.5.5	Power consumption for the AC does not meet the published specification in the product data sheet.	E/G/J	X	X	X	X		
				N				X	X	
AC	Spurious COMP Interrupt	1.5.6	A spurious COMP interrupt can occur upon AC enabling when INTREF is selected as the negative input (COMPCTRL.MUXNEG = INTREF).	E/G/J	X	X	X	X	X	X
				N				X	X	
CAN	CAN 2.0 Frame Transmit	1.6.1	When a CAN 2.0 frame is transmitted while CAN FD operation is enabled, a recessive stuff bit following the first reserved bit will cause a shift in the DLC.	E/G/J	X					
				N						
CAN	CAN Operation Mode	1.6.2	When CCCR.CME ≠ ""00"" and a change of the CAN operation mode is requested by writing to CCCR.CMR while frame transmission/reception is ongoing, this request may be ignored.	E/G/J	X					
				N						
CAN	CAN FD Operation	1.6.3	M_CAN will internally overwrite the received arbitration bits with the pending transmission's arbitration bits.	E/G/J	X					
				N						
CAN	Classic CAN Operation	1.6.4	When BTP.TSEG2 and BTP.BRP are zero, and the M_CAN transmits a frame, the FDF bit in CAN FD format (reserved bit in Classic CAN format) in the control field may be falsified.	E/G/J	X					
				N						
CAN	FDF bit	1.6.5	When a CAN frame is received with bit FDF and the following res bit both recessive, the protocol controller correctly detects a Protocol Exception Event.	E/G/J	X					
				N						
CAN	CAN Mode Change	1.6.6	Erroneous transmission when CCCR.CMR is changed during start of transmission.	E/G/J	X					
				N						
CAN	Restricted Operation Mode	1.6.7	After detecting a Message RAM Access Failure during frame transmission, interrupt flag IR.MRAF is set and the M_CAN enters Restricted Operation Mode (CCCR.ASM = '1').	E/G/J	X					
				N						
CAN	CCCR.INIT	1.6.8	When CCCR.INIT is set while the M_CAN is receiving a frame, the next received frame after resetting CCCR.INIT will cause IR.MRAF to be set.	E/G/J	X					
				N						
CAN	Message Transmission in DAR Mode	1.6.9	When a message is transmitted while CCCR.DAR = '1' the Event Type of the corresponding Tx Event FIFO element is ET = ""01"" instead of ET = ""10"".	E/G/J	X					
				N						
CAN	Setting CCCR.CCE During a TX Scan	1.6.10	When CCCR.CCE is set while the M_CAN Tx Handler is scanning the Message RAM for Tx Buffers with pending transmission requests,register TXBRP is reset and the Tx Handler FSM is halted.	E/G/J	X					
				N						
CAN	CAN FD Network Compatibility	1.6.11	The CAN FD frame format implements Bosch CAN FD Specification V1.0 and is not compatible with ISO11898-1.	E/G/J	X					
				N						
CAN	On-demand Clock Source	1.6.12	The CAN is not compatible with an on-demand clock source.	E/G/J	X					
				N						

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
CAN	Edge Filtering	1.6.13	When edge filtering is activated, the CAN synchronizes itself wrongly and does not correctly receive the first bit of the frame.	E/G/J		X	X	X	X	X
				N				X	X	
CAN	Erroneous Transmission	1.6.14	When NBTP.NTSEG2 is configured to zero, a dominant third bit of Intermission may cause the CAN to wrongly transmit the first identifier bit dominant instead of recessive.	E/G/J	X	X	X	X	X	X
				N				X	X	
CAN	DAR Mode	1.6.15	Retransmission in DAR mode due to lost arbitration.	E/G/J	X	X	X	X	X	X
				N				X	X	
CAN	TxFIFO	1.6.16	Tx FIFO message sequence inversion.	E/G/J	X	X	X	X	X	X
				N				X	X	
CAN	High Priority Message (HPM) interrupt	1.6.17	Unexpected High Priority Message (HPM) interrupt	E/G/J	X	X	X	X	X	X
				N				X	X	
CAN	INTFLAG Status	1.6.18	Message transmitted with wrong arbitration and control fields.	E/G/J	X	X	X	X	X	X
				N				X	X	
CCL	RS Latch Reset	1.7.1	The reset of the RS latch is not functional.	E/G/J	X					
				N						
CCL	Sequential Logic	1.7.2	LUT Output is corrupted after enabling the CCL when sequential logic is used.	E/G/J	X	X	X	X	X	X
				N				X	X	
CCL	Enable Protected Registers	1.7.3	The SEQCTRLx and LUCTRLx registers are enable-protected by the CTRL.ENABLE bit, whereas they should be enable-protected by the LUTCTRLx.ENABLE bits.	E/G/J	X	X	X	X	X	X
				N				X	X	
CCL	PAC Protection Error	1.7.4	Writing the Software Reset bit in the Control A register (CTRLASWRST) will trigger a PAC protection error.	E/G/J	X	X	X	X	X	X
				N				X	X	
Device	Idle Sleep Mode	1.8.1	In Idle Sleep mode, the APB and AHB clocks are not stopped if the FDPLL is running as a GCLK clock source.	E/G/J	X					
				N						
Device	Clock Configuration	1.8.2	The Analog Comparators and ADC1 use the same generic clock configuration.	E/G/J	X					
				N						
Device	TC Selection	1.8.3	The default TC selection as CCL input is not TC0, but TC4.	E/G/J	X					
				N						
Device	CTRLB Register Writes	1.8.4	In I^2C Client mode, writing the CTRLB register when in the AMATCH or DRDY Interrupt Service Routines can cause the state machine to reset.	E/G/J	X					
				N						
Device	Increased Power Consumption	1.8.5	Increased power consumption in Standby Sleep mode.	E/G/J	X					
				N						
Device	SYSTICK Calibration Value	1.8.6	The SYSTICK calibration value is incorrect.	E/G/J	X					
				N						
Device	DMA Write Access	1.8.7	DMA write access in Standby mode (i.e., during SleepWalking) may not work on some registers.	E/G/J	X	X	X	X	X	X
				N				X	X	
Device	PC10 Pin	1.8.8	Driving PC10 to logic HIGH affects VDDCORE. PC10 must be connected to GND on the PCB and must not be used at application level (keep default configuration).	E/G/J						
				N				X	X	
Device	DAC Output	1.8.9	When using DAC Output as Positive MUX Input Selection for the ADC, starting an ADC conversion results in noise on the DAC Output voltage and noisy ADC reading.	E/G/J	X	X	X	X	X	X
				N				X	X	
Device	DAC Output Reference Selection	1.8.10	When using DAC Output as the Reference Selection for the SDADC, starting a SDADC conversion results in noise on the DAC Output voltage.	E/G/J	X	X	X	X	X	X
				N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
Device	VREGSMOD bits	1.8.11	VREGSMOD bits have no effect in the PM.STDBYCFG register.	E/G/J	X					
				N						
Device	OSC48M Accuracy	1.8.12	The OSC48M accuracy cannot be reached for the whole VDD range.	E/G/J	X	X	X	X		
				N						
Device	Standby entry	1.8.13	Potential hard fault upon standby entry when systick interrupt is enabled	E/G/J	X	X	X	X	X	X
				N				X	X	
Device	Performance Mode	1.8.14	In standby mode, the regulator configured in performance mode is not behaving as expected.	E/G/J	X	X	X	X	X	X
				N				X	X	
Device	Program and Debug Interface Disable	1.8.15	Program and Debug Interface Disable (PDID) is not available on some silicon revisions.	E/G/J	X	X	X	X	X	
				N				X		
DAC	Dithering Mode	1.9.1	DAC in Dithering mode with right-adjust data leads to INL of 16 LSBs.	E/G/J	X					
				N						
DAC	Standby Sleep Mode	1.9.2	When DAC.CTRLA.RUNSTDBY = 0 and DATABUF is written, DAC.INTFLAG.EMPTY will be set after exit from Sleep mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
DMAC	CRCDATAIN Writes	1.10.1	If data is written to CRCDATAIN in two consecutive instructions, the CRC computation may be incorrect.	E/G/J	X					
				N						
DMAC	Fetch Error	1.10.2	When using more than one DMA channel a fetch error can appear on this channel.	E/G/J	X	X	X			
				N				X	X	
DMAC	Enabling Channels	1.10.3	When at least one channel using linked descriptors is already active, enabling another DMA channel can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch.	E/G/J	X	X	X			
				N				X	X	
DMAC	Linked Descriptors	1.10.4	When using concurrent channels triggers, the DMAC write-back descriptors may get corrupted.	E/G/J				X	X	X
				N						
EIC	NMI Exception	1.11.1	If the NMI pin PORT config is INPUT+PULL-UP enabled and the NMI is configured to trigger on rising edge (or both edges), the NMI exception is triggered as soon as the NMI config is written.	E/G/J	X					
				N						
EIC	Write-protection	1.11.2	The EIC ASYNCH register is not write-protected.	E/G/J	X					
				N						
EIC	Spurious Flag	1.11.3	When the EIC is configured to generate an interrupt on a low level or rising edge or both edges with the filter enabled, a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register	E/G/J	X	X	X	X		
				N						
EIC	False NMI Interrupt	1.11.4	Changing the NMI configuration (CONFIGn.SENSEx) on-the-fly may lead to a false NMI interrupt.	E/G/J	X	X	X	X		
				N						
EIC	Edge Detection	1.11.5	When enabling EIC, SYNCBUSY.ENABLE is released before EIC is fully enabled.	E/G/J						
				N				X	X	
EIC	Edge Detection in Standby Mode	1.11.6	When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will be detected.	E/G/J	X	X	X	X	X	X
				N				X	X	
EVSYS	Generic Clock	1.12.1	Using synchronous, spurious overrun can appear with generic clock for the channel always on.	E/G/J	X	X	X	X	X	X
				N				X	X	
EVSYS	Overrun Flag Trigger	1.12.2	The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later.	E/G/J	X	X	X	X		
				N						

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
EVSYS	Software Event	1.12.3	When using a software event on a channel with resynchronized path, CHSTATUS.CHBUSYn bit will not be set immediately.	E/G/J	X	X	X	X	X	X
				N				X	X	
EVSYS	Event Channel Configuration	1.12.4	Right after an Event channel configuration is done and enabled, the channel is busy for 1 generic clock (GCLK_EVSYS_Channelx) tick, however the EVSYS.CHSTATUS.CHBUSYn corresponding bit is not set during that time.	E/G/J	X	X	X	X	X	X
				N						
PORT	Overrun Events	1.13.1	When the PORT is defined as EVSYS.USER in a synch/ resynch path, the first event is transmitted to the PORT but the acknowledgment coming from the PORT is not released.	E/G/J	X					
				N						
PORT	PORT Read and Write	1.13.2	PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB,...) do not generate a PAC protection error.	E/G/J	X	X	X	X	X	X
				N				X	X	
PORT	Write-Protect	1.13.3	The non-debugger IOBUS writes to the PAC Write-protected registers are not prevented when the PORT is PAC Write-protected.	E/G/J	X	X	X	X	X	X
				N				X	X	
PORT	User Events	1.13.4	PA28 is unable to handle PORT User Events.	E/G/J	X	X	X	X	X	
				N				X	X	
NVMCTRL	Reserved	1.14.1	Reserved	E/G/J	—	—	—	—	—	
				N	—	—	—	—	—	
PTC	Excess Power Consumption	1.15.1	The PTC generic clock is always requested during Standby mode when RUNSTDBY is set to one.	E/G/J	X					
				N						
RTC	Read Synchronization	1.16.1	The COUNTSYNC/CLOCKSYNC bit of the RTC.CTRLA register has no effect.	E/G/J	X					
				N						
RTC	COUNTSYNC	1.16.2	When COUNTSYNC is enabled, the first COUNT value is not correctly synchronized and generates an incorrect value.	E/G/J	X	X	X	X		
				N				X	X	
RTC	Write Corruption	1.16.3	An 8-bit or 16-bit write access for a 32-bit register, or an 8-bit write access for a 16-bit register can fail.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	SPI Mode	1.17.1	If the SERCOM is enabled in SPI mode with SSL detection enabled (CTRLB.SSDE) and CTRLB.RXEN =1, an erroneous SPI select low interrupt (INTFLAG.SSL) can be generated.	E/G/J	X					
				N						
SERCOM	Auto-baud Mode	1.17.2	In USART Auto-baud mode, missing Stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.	E/G/J	X	X	X	X		
				N				X	X	
SERCOM	SPI	1.17.3	In SPI Client mode with Client Data Preload Enabled (CTRLB.PLOADEN = 1), the first data sent from the client will be a dummy byte if the host cannot keep the SPI Select pin low until the end of transmission.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	USART	1.17.4	In USART operating mode, if DBGCTRL.DBGSTOP=1, data transmission is not halted after entering Debug mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	I^2C	1.17.5	In I^2C client transmitter mode, at the reception of a NACK, if there is still data to be sent in the DMA buffer, the DMA will push data to the DATA register.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Repeated Start	1.17.6	For Host Write operations (excluding High-Speed mode), in 10-bit addressing mode, writing CTRLB.CMD = 0x1 does not correctly issue a Repeated Start command.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Repeated Start I^2C	1.17.7	For High-Speed Host Write operations, writing CTRLB.CMD = 0x1 issues a STOP command instead of a Repeated Start, making repeated start not possible in that mode.	E/G/J	X	X	X	X	X	X
				N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
SERCOM	CLKHOLD Bit Status in I²C	1.17.8	The STATUS.CLKHOLD bit in host and client modes can be written whereas it is a read-only status bit.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	NACK and Repeated Start in I²C Host Mode	1.17.9	For High-Speed Host Read operations, sending a NACK (CTRLB.CMD = 0x2) forces a STOP to be issued, making repeated start not possible in that mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	10-bit Addressing Mode	1.17.10	10-bit addressing in I²C Client mode is not functional.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	I²C in Client Mode	1.17.11	In I²C mode, LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR bits are not cleared when INTFLAG.AMATCH is cleared.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Collision Detection	1.17.12	In USART operating mode with Collision Detection enabled (CTRLB.COLDEN = 1), the SERCOM will not abort the current transfer as expected if a collision is detected and if the SERCOM APB Clock is lower than the SERCOM Generic Clock.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Quick Command	1.17.13	Message transmitted with wrong arbitration and control fields.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	USART	1.17.14	Unexpected over consumption in Standby mode	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	SERCOM USART: Error Interrupt	1.17.15	The SERCOM USART does not wake up the device on Error Interrupt (INTFLAG.ERROR = 1).	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Software Reset	1.17.16	Software Reset (CTRLA.SWRST=1) is not functional when the SERCOM is not enabled (CTRAL.ENABLE = 0).	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Wakeup	1.17.17	When an unexpected STOP occurs on the I²C bus, the STATUS.BUSERR and INTFLAG.ERROR bits are set, but may not wake the system from Sleep mode. An unexpected START will not produce this issue.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	Reserved	1.17.18	Reserved	E/G/J						
				N						
SERCOM	DBGCTRL Register Reset	1.17.19	The DBGCTRL register is unexpectedly reset by CTRLA.SWRST	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	SERCOM SPI: Power Consumption	1.17.20	Extra power consumption in standby sleep mode after preloading a data.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	SERCOM I²C: Automatic Acknowledge	1.17.21	The I²C Client Automatic Acknowledge feature (CTRLB.AACKEN = 1) is not supported when doing a repeated start.	E/G/J	X	X	X	X	X	X
				N				X	X	
SERCOM	SERCOM I²C: RXNACK	1.17.22	The RXNACK status bit is invalid during the first DRDY interrupt.	E/G/J	X	X	X	X	X	X
				N				X	X	
SDADC	Input Conversion	1.18.1	If the APB clock is not 2x or higher than the Generic Clock frequency, the first input conversion in a sequence will be invalid.	E/G/J	X					
				N						
SDADC	INL	1.18.2	Poor INL is observed when the SDADC input signal is close to VREF.	E/G/J	X	X	X	X		
				N						
SDADC	Conversions	1.18.3	The default value of zero in GAINCORR causes RESULT to be zero.	E/G/J	X					
				N						
SDADC	Power Consumption	1.18.4	Power consumption for the SDADC does not meet the published specification in the product data sheet.	E/G/J	X	X	X	X		
				N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
TSENS	PAC Write-protection	1.19.1	When PAC Write-Protection is enabled for TSENS, writes to TSENS.CTRLB are not functional.	E/G/J	X	X	X	X	X	X
				N				X	X	
TC	Capture Overflow	1.20.1	A capture overflow can occur without INTFLAG.ERR being set if a new capture occurs within 3 APB clock periods + 3 generic clock periods after a previous capture.	E/G/J	X					
				N						
TC	I/O Pins	1.20.2	The input capture on I/O pins does not work.	E/G/J	X					
				N						
TC	SYNCBUSY Flag	1.20.3	When clearing the STATUS.PERBUFV/STATUS.CCBUFx flag, SYNCBUSY flag is released before the PERBUF/CCBUFx register is restored to its appropriate value.	E/G/J	X	X	X	X	X	X
				N				X	X	
TCC	Circular Buffer	1.21.1	When the circular buffer is enabled, an APB clock is requested to update the corresponding APB register.	E/G/J	X					
				N						
TCC	RAMP 2 Mode	1.21.2	In RAMP 2 mode with Fault keep, qualified and restart, if a fault occurred at the end of the period during the qualified state, the switch to the next ramp can have two restarts.	E/G/J	X					
				N						
TCC	CAPTMARK	1.21.3	FCTRLX.CAPTURE[CAPTMARK] does not work as described in the data sheet.	E/G/J	X					
				N						
TCC	Capture Overflow	1.21.4	A capture overflow can occur without INTFLAG.ERR being set if a new capture occurs within 3 APB clocks + 3 generic Clock periods from a previous capture.	E/G/J	X					
				N						
TCC	Advance Capture Mode	1.21.5	Advance Capture mode does not work if an upper channel is not in one of these mode.	E/G/J	X	X	X	X	X	X
				N						
TCC	SYNCBUSY	1.21.6	When clearing STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value.	E/G/J	X	X	X	X	X	X
				N						
TCC	Dithering Mode	1.21.7	Using TCC in Dithering mode with external retrigger events can lead to unexpected stretch of right-aligned pulses, or shrink of left-aligned pulses.	E/G/J	X	X	X	X	X	X
				N				X	X	
TCC	PERBUF	1.21.8	In down counting mode, the Lock Update bit (CTRLB.LUPD) does not protect against a PER register update from the PERBUF register.	E/G/J	X	X	X	X	X	X
				N				X	X	
TCC	TCC with EVSYS in SYNC/RESYNC Mode	1.21.9	TCC peripheral is not compatible with an EVSYS channel in SYNC or RESYNC mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
TCC	ALOCK Feature	1.21.10	ALOCK feature is not functional .	E/G/J	X	X	X	X	X	X
				N				X	X	
TCC	OVF	1.21.11	TCC Overflow in DMAOS mode.	E/G/J	X	X	X	X	X	X
				N				X	X	
XOSC32K	CFD and Clock Switching	1.22.1	When the CFD is enabled for XOSC/XOSC32K and the oscillator input signal is stuck at 1 (i.e., logic high), the clock failure detection works correctly but the switch to the safe clock will fail.	E/G/J						
				N				X	X	
MCLK	PAC Protection	1.23.1	Writes to the MCLK Control A register (MCLK.CTRLA) do not generate a PAC protection error even if this register has been write-protected using the PAC.	E/G/J	X	X	X	X	X	X
				N				X	X	
FREQM	PAC Protection Error	1.24.1	FREQM reads on the Control B register (FREQM.CTRLB) and generates a PAC protection error.	E/G/J	X	X	X	X	X	X
				N				X	X	
OSCCTRL	FDPLL Unlock	1.25.1	Spurious DPLL unlocks may be detected during operation.	E/G/J	X	X	X	X	X	X
				N						

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Silicon Errata Summary (continued)

Module	Feature	Errata Number	Issue Summary	C20/C21 Device	Affected Revisions					
					B	C	D	E	F	H
OSCCTRL	FDPLL96M On-Demand in Standby	1.25.2	The FDPLL96M On Demand mode is not functional in Standby Sleep mode.	E/C/J	X	X	X	X	X	X
				N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1. SAM C20/C21 Errata Issues

The following issues apply to the SAM C20/C21 family of devices.

1.1. 32 kHz Oscillators Controller (OSC32KCTRL)

1.1.1. Clock Failure Detection

At start-up and in case of clock failure detection (CFD), the auto switch by the CFD does not work if XOSC32K is requested by the GCLK.

Workaround

Manually change the clock from XOSC32K to another 32K source.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.2. 48 MHz High-Accuracy Internal Oscillator (OSC48M)

1.2.1. System Reset

When a System Reset is applied, the OSC48MDIV register is reset, but the value is not synchronized. This may result in the system clock running too fast.

Workaround

Do not write the OSC48MDIV register to lower than 0xB.

Do not run the device faster than 4 MHz when running from internal oscillators

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.2.2. Division Ratio

Changing the division ratio (OSC48MDIV) while the OSC48M is running but not requested by any generic clock generator (GCLK_GEN), makes the OSC48DIV bit in the OSC48MSYNCBUSY register to remain always set.

Workaround

If the OSC48M clock is not requested by any Generic Clock Generator (GCLK_GEN), clear the ONDEMAND bit in the OSC48MCTRL register before changing the division ratio in the OSC48MDIV register.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.2.3. Start-Up

In some very rare cases, the OSC48M internal oscillator may not start at power-up or may not re-start during runtime after having been turned off manually or automatically by the system.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

Failures at power-up can be resolved by power cycling the unit.

Failures at run-time can be addressed by keeping the OSC48M always enabled (OSC48MCTRL.ENABLE = 1, OSC48MCTRL.ONDEMAND = 0, OSC48MCTRL.RUNSTDBY = 1).

Note: Affects only those versions of the device produced prior to January 2025.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.3. 96 MHz Fractional Digital Phase-Locked Loop (FDPLL)

1.3.1. Standby Mode

When entering Standby mode, the FDPLL is still running even if not requested by any module causing extra consumption.

Workaround

The FDPLL must be disabled before entering Standby mode and re-enabled after wake-up.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.3.2. Clocking Accuracy

The FDPLL96M exhibits high period jitter and is not suitable for accurate clocking. Accurate clocking is limited to 32 MHz and below through XOSC.

Workaround

Connect a XTAL of up to 32 MHz to XOSC for a high-speed accurate clock source. OSC48M may be used for frequencies up to 48 MHz when less accuracy is required.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X				
N						

1.3.3. Ratio Value

When FDPLL ratio value in the DPLLRATIO register is changed on the fly, STATUS.DPLLLDRTO will not be set even though the ratio is updated.

Workaround

Monitor the INTFLAG.DPLLLDRTO instead of STATUS.DPLLLDRTO to get the status for the DPLLRATIO register update.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.3.4. FDPLL Loop Divider Ratio

Changing the FDPLL Loop Divider Ratio on-the-fly does not work if the GCLK_DPLL_32K is not available.

Workaround

Ensure GCLK_DPLL_32K is available and enabled for the FDPLL internal lock timer before changing the FDPLL Loop Divider Ratio on-the-fly.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.4. Analog-to-Digital Converter (ADC)

1.4.1. Software Trigger

Once set, the ADC.SWTRIG.START will not be cleared until the microcontroller is reset.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.4.2. Least Significant Byte Result

The LSB of ADC result is stuck at zero in unipolar mode for 8-bit and 10-bit resolution.

Workaround

Use 12-bit resolution and take only the least 8 bits or 10 bits, if necessary.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.4.3. Window Monitor

When the window monitor is enabled and its output is '0', the ADC GCLK is kept running. Power consumption will be higher than expected in Sleep mode.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.4.4. Synchronized Event

If a synchronized event is received during an ADC conversion, the ADC will not acknowledge the event, causing a stall of the event channel.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

When using events with the ADC, only the asynchronous path from the Event System must be used.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N						

1.4.5. Software Trigger Sync Busy Status

ADC SYNCBUSY.SWTRIG becomes stuck to one after wake-up from Standby Sleep mode.

Workaround

Ignore ADC SYNCBUSY.SWTRIG status when waking up from Standby Sleep mode. The ADC result can be read after INTFLAG.RESRDY is set. To start the next conversion, write a '1' to SWTRIG.START.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.4.6. Reference Buffer Offset Compensation

TUE of the ADC conversion result is out of specification when,

- Using the reference source as REFCTRL.REFSEL ≠ VDDANA
  and
- Reference Buffer Offset Compensation is enabled (REFCTRL.REFCOMP = 1)

Workaround

The first five conversions after enabling ADC must be ignored. All further ADC conversions are within the specification.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.4.7. Differential and Single-Ended Mode

Electrical characteristics for Differential mode and Single-Ended mode do not meet the published specification in the product data sheet.

Workaround

None. Consider the following electrical characteristics for the affected silicon revisions.

Table 1-1. Differential Mode[1]

Symbol	Parameter	Conditions		Measurement			Unit
				Min.	Typ.	Max.	
ENOB	Effective Number of bits	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	10.0	10.7	11	bits
			Vddana = 2.7V Vref = 2.0V	10.3	10.5	10.9	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	10.5	10.8	11.1	
			Vddana = 2.7V Vref = 2.0V	9.9	10.0	10.6	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Table 1-1. Differential Mode[1] (continued)

Symbol	Parameter	Conditions		Measurement			Unit
				Min.	Typ.	Max.	
TUE	Total Unadjusted Error	Fadc = 500 ksps	VDDANA = 5.0V Vref = VDDANA	-	7.8	17.0	LSB
			Vddana = 2.7V Vref = 2.0V	-	8.0	32.0	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	9.0	20.0	
			Vddana = 2.7V Vref = 2.0V	-	10.5	32.0	
INL	Integral Non Linearity	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	-	+/-1.6	+/-3	LSB
			Vddana = 2.7V Vref = 2.0V	-	+/-1.9	+/-3	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	+/-1.5	+/-3	
			Vddana = 2.7V Vref = 2.0V	-	+/-3.2	+/-5	
DNL	Differential Non Linearity	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	-	-0.8/+1	-1/+2	LSB
			Vddana = 2.7V Vref = 2.0V	-	-0.7/+1.3	-1/+2.1	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	-0.8/+1.1	-1/+3.3	
			Vddana = 2.7V Vref = 2.0V	-	-0.9/+1.3	-1/+3.2	
Gain	Gain Error	Fadc = 1 Msps	Vddana = 2.7V Vref = 2.0V	-	+/-18	+/-57	mV
			Vddana = 5.0V Vref = 4.096V	-	+/-41	+/-100	
			Vddana = 3.0V Vref = Vddana	-	+/-17	+/-66	
			Vddana = 5.0V Vref = Vddana		+/-39	+/-81	
TCg	Gain Drift	Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-250	-210	-170	µV/°C
Offset	Offset Error	Fadc = 1 Msps	Vddana = 2.7V Vref = 2.0V	-	+/-1.4	+/-11	mV
			Vddana = 5.0V Vref = 4.096V	-	+/-6	+/-18	
			Vddana = 3.0V Vref = Vddana	-	+/-2	+/-9	
			Vddana = 5.0V Vref = Vddana		+/-0.2	+/-23	
Tco	Offset Drift	Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	20	80	120	µV/°C
SFDR		Spurious Free Dynamic Range	Fs = 1Msps / Fin = 14 kHz / Full range Input signal Vddana = 5.0V Vref = Vddana	71	75	81	dB
SINAD		Signal-to- Noise and Distortion ratio		65	67	68	
SNR		Signal-to- Noise ratio		67	68	69	
THD				-77	-74	-70	
		Noise RMS	External Reference voltage	-	0.5	2.0	mV

Note:

1. These values are based on characterization and not covered by test limits in production.

Table 1-2. Single-Ended Mode[1]

Symbol	Parameter	Conditions		Measurement			Unit
				Min.	Typ.	Max.	
ENOB	Effective Number of bits	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	9.1	9.7	10.0	bits
			Vddana = 2.7V Vref = 2.0V	9.1	9.4	9.8	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	9.1	9.7	9.9	
			Vddana = 2.7V Vref = 2.0V	9.0	9.2	9.6	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Table 1-2. Single-Ended Mode[1] (continued)

Symbol	Parameter	Conditions		Measurement			Unit
				Min.	Typ.	Max.	
TUE	Total Unadjusted Error	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	-	18.0	65.0	LSB
			Vddana = 2.7V Vref = 2.0V	-	30.2	62.0	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	18.4	60.0	
			Vddana = 2.7V Vref = 2.0V	-	30.4	61.0	
INL	Integral Non Linearity	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	-	+/-2.4	+/-4	LSB
			Vddana = 2.7V Vref = 2.0V	-	+/-3.7	+/-6	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	+/-2.2	+/-4	
			Vddana = 2.7V Vref = 2.0V	-	+/-4.1	+/-6	
DNL	Differential Non Linearity	Fadc = 500 ksps	Vddana = 5.0V Vref = Vddana	-	-0.8/+1.1	-1/+3.8	LSB
			Vddana = 2.7V Vref = 2.0V	-	-0.8/+1.1	-1/+1.7	
		Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-	-0.8/+1	-1/+2	
			Vddana = 2.7V Vref = 2.0V	-	-1/+1.1	-1/+2.4	
Gain	Gain Error	Fadc = 1 Msps	Vddana = 2.7V Vref = 2.0V	-	+/-13	+/-28	mV
			Vddana = 5.0V Vref = 4.096V	-	+/-26	+/-52	
			Vddana = 3.0V Vref = Vddana	-	+/-14	+/-24	
			Vddana = 5.0V Vref = Vddana		+/-22	+/-42	
TCg	Gain Drift	Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	-170	-140	-80	uV/°C
Offset	Offset Error	Fadc = 1 Msps	Vddana = 2.7V Vref = 2.0V	-	+/-2.2	+/-21	mV
			Vddana = 5.0V Vref = 4.096V	-	+/-2.3	+/-61	
			Vddana = 3.0V Vref = Vddana	-	+/-15	+/-42	
			Vddana = 5.0V Vref = Vddana		+/-31	+/-80	
Tco	Offset Drift	Fadc = 1 Msps	Vddana = 5.0V Vref = Vddana	160	180	210	µV/°C
SFDR		Spurious Free Dynamic Range	Fs = 1Msps / Fin = 14 kHz / Full range Input signal Vddana = 5.0V Vref = Vddana	69	71	73	dB
SINAD		Signal-to- Noise and Distortion ratio		57	60	61	
SNR		Signal-to-Noise ratio		57	61	61	
THD				-72	-70	-66	
		Noise RMS	External Reference voltage	-	0.7	2.0	mV

Note:

1. These values are based on characterization and not covered by test limits in production.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.4.8. Power Consumption

Power consumption for the ADC does not meet the specifications in the published product data sheet.

Workaround

None. Consider the following power consumption specifications for the affected silicon revisions.

Table 1-3. Power Consumption (1)

Symbol	Parameters	Conditions	Ta	Typ.	Max.	Units
IDD VDDANA	Differential mode	fs = 1 Msps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V	Max. 85°C Typ. 25°C	905	1021	uA
		fs = 1 Msps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		1062	1184	
		fs = 10 ksps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		381	460	
		fs = 10 ksps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		525	643	
	Single- Ended mode	fs = 1 Msps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V	Max. 85°C Typ. 25°C	984	1077	uA
		fs = 1 Msps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		1103	1237	
		fs = 10 ksps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		437	528	
		fs = 10 ksps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		553	675	
IDD VDDANA	Differential mode	fs = 1 Msps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V	Max. 105°C Typ 25°C	905	1034	uA
		fs = 1 Msps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		1062	1199	
		fs = 10 ksps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		381	466	
		fs = 10 ksps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		525	654	
	Single- Ended mode	fs = 1 Msps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V	Max. 105°C Typ. 25°C	984	1090	uA
		fs = 1 Msps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		1103	1249	
		fs = 10 ksps / Reference buffer disabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA = Vref = 5.5V		437	536	
		fs = 10 ksps / Reference buffer enabled / BIASREFBUF = '111', BIASREFCOMP = '111' VDDANA=Vref= 5.5V		553	688	

Note:

1. These values are based on characterization.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Power Consumption (continued)						
C20/C21 Device	B	C	D	E	F	H
N				X	X	

1.4.9. Sequence State

The SEQSTATUS register is not updated properly when exiting Standby mode by an ADC conversions sequence event.

The first conversion source is done (available in the RESULT register), but is not identified and reported in the SEQSTATUS register.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.4.10. Syncbusy Enable

The ADC0 Enable Synchronization Busy bit (ADC0.SYNCBUSY.ENABLE) may remain stuck at 1 when working with ADC0 and ADC1 if Host-Client operation is disabled, and when ADC1 is enabled while ADC0 is not enabled.

Workaround

Enable ADC0 before ADC1 or disregard the ADC0 Enable Synchronization Busy bit.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.5. Analog Comparators (AC)

1.5.1. Hysteresis

Hysteresis is only present for a falling (1->0) transition of the comparator output.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.5.2. Low-Power Mode with Hysteresis

Low-Power mode (COMPCTRLn.SPEED = 0x0) with hysteresis enabled (COMPCTRLn.HYSTEN = 0x1) may result in undesired behavior of the AC.

Workaround

Do not use AC Low-Power mode (COMPCTRLn.SPEED = 0x0) and hysteresis (COMPCTRLn.HYSTEN = 0x1) together. Use only one of these features to avoid incorrect AC behavior.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N				X	X	

1.5.3. Analog Pins

Analog pins are shared between PTC and AC module. This may result in PTC accuracy issues.

Workaround

To guarantee the accuracy of the PTC measurement when using these shared pins, configure the AC input to anything different from default configuration, that is, VDD scaler, DAC, or Bandgap.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.5.4. Hysteresis

Hysteresis specification for AC does not meet the published specification in the product data sheet.

Workaround

None. Consider the following hysteresis specifications for the affected silicon revisions.

Table 1-4. Analog Comparator Hysteresis Specifications

Symbol	Parameters	Conditions	Min.	Typ.	Max.	Unit
VHYS(1)(2)	Hysteresis	High speed COMPCTRLn.SPEED = 0x3	58	106	140	mV

Notes:

1. These values are based on characterization.
2. Hysteresis enabled.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.5.5. Power Consumption

Power consumption for AC does not meet the specification in the published product data sheet.

Workaround

None. Consider the following power consumption specifications for the affected silicon revisions.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Table 1-5. AC Power Consumption (1)

Symbol	Parameters	Conditions	Ta	Typ.	Max.	Units
IDD ANA	Current consumption - Vcm = Vddana/2, +-100 mV overdrive from Vcm, Voltage scaler disabled	COMPCTRLn.SPEED = 0x0, VDDANA = 5.0V	Max. 85°C Typ. 25°C	10	13	µA
		COMPCTRLn.SPEED = 0x3, VDDANA = 5.0V		39	50	
	Current consumption Voltage scaler only	VDDANA = 5.0V		43	54	
	Current consumption - Vcm = Vddana/2, +-100 mV overdrive from Vcm, Voltage scaler disabled	COMPCTRLn.SPEED = 0x0, VDDANA = 5.0V	Max. 105°C Typ. 25°C	10	13	
		COMPCTRLn.SPEED = 0x3, VDDANA = 5.0V		39	51	
	Current consumption Voltage scaler only	VDDANA = 5.0V		43	57	

Note:

1. These values are based on characterization.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N				X	X	

1.5.6. Spurious COMP Interrupt

A spurious COMP interrupt can occur upon AC enabling when INTREF is selected as the negative input (COMPCTRL.MUXNEG = INTREF).

Workaround

Select and configure the voltage scaler as the negative input (COMPCTRL.MUXNEG = VSCALE and SCALERx.VALUE).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.6. Controller Area Network (CAN)

1.6.1. CAN 2.0 Frame Transmit

When a CAN 2.0 frame is transmitted while CAN FD operation is enabled, a recessive stuff bit following the first reserved bit will cause a shift in the DLC for specific identifiers with the result, that a frame with faulty DLC and faulty number of data bytes is transmitted.

Scope:

The erratum is limited to the case when a CAN 2.0 frame is transmitted while CAN FD operation is enabled (CCCR.CME ≠ ""00""). The problem does not occur when CAN FD frames are transmitted or when CAN FD operation is disabled.

Effects:

If the identifier of a transmit message ends with two dominant bits (11-bit ID) or three dominant bits (29-bit ID), bit stuffing causes the DLC to be shifted by one bit to the right. This results in transmission of a message with faulty DLC and therefore faulty number of data bytes.

Workaround

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

No workaround needed in CAN 2.0 networks, CAN Conformance Test passed. No workaround needed when only CAN FD messages are transmitted. For mixed operation (CAN 2.0 and CAN FD frames) the problematic identifiers may not be used for the transmission of CAN 2.0 frames.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.2. CAN Operation Mode

When CCCR.CME ≠ ""00"" and a change of the CAN operation mode is requested by writing to CCCR.CMR while frame transmission/reception is ongoing, this request may be ignored and the M_CAN remains in its previous operation mode.

Scope:

The errata is limited to the case when a change of the CAN operation mode from/to CAN FD operation is requested while frame transmission/reception is ongoing.

Effects:

If one of the affected CAN operation mode changes is requested by writing CCCR.CMR while a frame transmission/reception is ongoing, the request is acknowledged by resetting CCCR.CMR to ""00"" but the M_CAN remains in its previous operation mode.

Workaround

No workaround needed in CAN 2.0 networks, CAN Conformance Test passed. No workaround needed for switching between CAN operation according to ISO11898-1 and CAN FD operation with bit rate switching. In all other cases check whether the requested CAN operation mode change has been executed by reading CCCR.FDO and CCCR.FDBS. If not, repeat the command until requested mode change is signaled by CCCR.FDO and CCCR.FDBS.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.3. CAN FD Operation

When a CAN 2.0 frame with a recessive stuff bit following the first reserved bit is received while CAN FD operation is enabled and a transmission is pending, the M_CAN will internally overwrites the received arbitration bits with the pending transmission's arbitration bits.

Scope:

The erratum is limited to the case when CAN 2.0 frames with specific identifiers causing the described stuff bit are received while CAN FD operation is enabled (CCCR.CME ≠ ""00""). The problem does not occur when CAN FD operation is disabled.

Effects:

If the identifier of a received data frame ends with two dominant bits (11-bit ID) or three dominant bits (29-bit ID), there will be a recessive stuff bit after the first reserved bit. This causes the falsification of the received arbitration bits if a transmission is pending. If the pending transmission is a remote frame, the received data frame is treated as a received remote frame which will cause a format or CRC error resulting in an error frame. If the pending transmission is a data frame, the incoming frame is received and is presented to the receive message handler with the identifier of the pending transmit message. Depending on the configuration of the acceptance filtering, the frame may be stored in an Rx Buffer or Rx FIFO.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround
No workaround needed in CAN 2.0 networks, CAN Conformance Test passed. No workaround needed when only CAN FD frames are received. For mixed operation (CAN 2.0 and CAN FD frames) the problematic identifiers may not be used.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.4. Classic CAN Operation

When BTP.TSEG2 and BTP.BRP are zero, and the M_CAN transmits a frame, the FDF bit in CAN FD format (reserved bit in Classic CAN format) in the control field may be falsified. The effect is different for frames to be transmitted in Classic CAN format and for frames to be transmitted in CAN FD format. Transmission of Classic CAN Frame => When BTP.TSEG2 and BTP.BRP are zero and the M_CAN transmits a Classic CAN frame (CCCR.CME = ""00"") with a 29-bit identifier where the MSB (ID28) is '1', the reserved bit following the RTR bit will be transmitted recessive instead of dominant while the rest of the frame is transmitted in Classic CAN format. Transmission of CAN FD Frame => When BTP.TSEG2 and BTP.BRP are zero, and the M_CAN transmits a CAN FD frame with a 29-bit identifier where the MSB (ID28) is '0' or a CAN FD frame with 11-bit identifier, the FDF bit of the frame is transmitted dominant instead of recessive, the rest of the frame is transmitted in Classic CAN format with a falsified DLC.

Scope:

The erratum is limited to the case when in the bit time configuration for Classic CAN operation and the Arbitration Phase in CAN FD operation BTP.TSEG2 and BTP.BRP are both zero. This configures the time segment after the sample point to the length of one time quantum and the length of the time quantum to one clock period. This is an unusual configuration.

Effects:

Transmission of Classic CAN Frame => When a Classic CAN frame is received by a CAN FD enabled receiving node it will interpret the falsified reserved bit as FDF bit. If this bit is recessive instead of dominant, the frame will be interpreted as CAN FD frame. In this case the receiving node will respond with an error frame when it detects that the rest of the frame is not in CAN FD format.
A strictly Classic CAN receiving node will interpret the recessive FDF bit as reserved bit, ignore its actual value and will receive this frame correctly without detecting an error. Transmission of CAN FD Frame => When the M_CAN wants to transmit a CAN FD frame, it transmits the FDF bit dominant instead of recessive and the rest of the frame in Classic CAN format with a falsified DLC.

Workaround
Do not use bit timing configurations where BTP.TSEG2 and BTP.BRP are both zero for CAN FD communication.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.5. FDF bit

When a CAN frame is received with the FDF bit and the following RES bit both recessive, the protocol controller correctly detects a Protocol Exception Event. Reception of the disturbed message is not finished, the message is discarded. If this happened, two cases have to be distinguished:

- Message reception directly after Protocol Exception Event => When the next frame is received interrupt flag IR.MRAF is set to '1' although the frame has been received correctly.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

- Message transmission directly after Protocol Exception Event => When a frame is transmitted directly after a Protocol Exception Event, that frame is transmitted with faulty frame format. In this case interrupt flag IR.MRAF is not set. The frame will cause an error frame. Only the first message after a Protocol Exception Event is affected, all following messages (received or transmitted) have no problem.

Scope:

The errata is limited to the case when the Reserved bit RES after the FDF bit in CAN FD frames is received recessive.

Effects:

Reception directly after Protocol Exception Event => Interrupt flag IR.MRAF is set although there was no problem in accessing the Message RAM. The Message is received correctly. Transmission directly after Protocol Exception Event => Transmission of a frame with faulty frame format.

Workaround
None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.6. CAN Mode Change

When CCCR.CMR is changed during start of transmission, the following may happen:

- Case 1: Classic CAN -> CAN FD with bit rate switching => When the Tx Event FIFO is used, the EDL and BRS bits of the related Tx Event FIFO element do not match with the transmitted frame type. They signal a CAN FD frame with bit rate switching (both set to one) while a Classic CAN frame was transmitted.
- Case 2: Classic CAN -> CAN FD without bit rate switching => When the Tx Event FIFO is used, the EDL bit of the related Tx Event FIFO element does not match with the transmitted frame type. It signals a CAN FD frame while a Classic CAN frame was transmitted.
- Case 3: CAN FD with bit rate switching -> CAN FD without bit rate switching => When the Tx Event FIFO is used, the BRS bit of the related Tx Event FIFO element does not match with the transmitted frame type. It signals a CAN FD frame without bit rate switching while a CAN FD frame with bit rate switching was transmitted.
- Case 4: CAN FD without bit rate switching -> CAN FD with bit rate switching => When the Tx Event FIFO is used, the BRS bit of the related Tx Event FIFO element does not match with the transmitted frame type. It signals a CAN FD frame with bit rate switching while a CAN FD frame without bit rate switching was transmitted.
- Case 5: CAN FD with/without bit rate switching -> Classic CAN => IR.MRAF is set, the M_CAN switches to Restricted Operation Mode, and the transmission is aborted.

Scope:

The errata is limited to the case when the CAN operation mode is changed during start of transmission.

Effects:

Tx Event FIFO element faulty (Cases 1, 2, 3, 4) or interrupt flag IR.MRAF is set, Restricted Operation Mode is entered and transmission is aborted (Case 5).

Workaround
Do not change the CAN operation mode by writing to CCCR.CMR as long as there are pending transmission requests (TXBRP.TRPnn = '1').

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.7. Restricted Operation Mode

After detecting a Message RAM Access Failure during frame transmission, interrupt flag IR.MRAF is set and the M_CAN enters Restricted Operation Mode (CCCR.ASM = ’1’). When the Restricted Operation Mode is left by writing CCCR.ASM = '0', it may happen, that the first frame transmitted is send out with unexpected identifier and control field. If this is a valid frame, it may happen that it is accepted and acknowledged by a receiver.

Scope:

The errata is limited to the case when the M_CAN has entered Restricted Operation Mode due to a Message RAM Access Failure, signaled by interrupt flag IR.MRAF.

Effects:

With the next transmission after leaving Restricted Operation Mode by resetting CCCR.ASM, a frame with unexpected identifier and control field is transmitted which accidentally might be accepted and acknowledged by a receiver.

Workaround

To recover from Restricted Operation Mode follow these steps:

1. Cancel all pending transmission requests by writing 0hFFFF FFFF to the TXBCR register.
2. Issue a clock stop request by setting the CCCR.CSR bit.
3. Wait until the M_CAN sets CCCR.INIT and CCCR.CSA to one.
4. First reset CCCR.CSR.
5. Then reset CCCR.INIT.
6. Wait until CCCR.INIT is read as zero.
7. Issue a second clock stop request by setting the CCCR.CSR bit.
8. Wait until the M_CAN sets CCCR.INIT and CCCR.CSA to one.
9. Set CCCR.CCE, reset CCCR.CSR, and reset CCCR.ASM.
10. Restart M_CAN by writing CCCR.INIT = '0'.
11. Configure the CAN operation mode by writing to CCCR.CMR.
12. Request the transmissions canceled by step one.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.8. CCCR.INIT

When CCCR.INIT is set while the M_CAN is receiving a frame, the next received frame after resetting CCCR.INIT will cause IR.MRAF to be set.

Scope:

The errata is limited to the case when CCCR.INIT is set/reset while the M_CAN is receiving a frame.

Effects:

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

IR.MRAF is set when the first frame after resetting CCCR.INIT is received although that frame is received correctly.

Workaround
If CCCR.INIT is to be set during operation, proceed as follows:

1. Issue a clock stop request by setting the CCCR.CSR bit.
2. Wait until the M_CAN sets CCCR.INIT and CCCR.CSA to one.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.9. Message Transmission in DAR Mode

When a message is transmitted while CCCR.DAR = '1' (automatic re-transmission disabled for messages not transmitted successfully), the Event Type of the corresponding Tx Event FIFO element is ET = ""01"" instead of ET = ""10"".

When multiple messages are transmitted sequentially using the same Tx Buffer while CCCR.DAR = '1', it may happen that a newly requested transmission is not started when it is requested in the time window starting at the successful completion of the previous message and ending at the end of the intermission phase before the bus is idle again. This message is then treated as if it had lost arbitration.

Scope:

The errata is limited to message transmission when DAR mode is configured. Normal CAN/CAN FD operation is not affected

Effects:

1. The Event Type of the associated Tx Event FIFO element is not correct.
2. When a message was transmitted successfully from a specific Tx Buffer, a following transmission using the same Tx Buffer and requested in the described time window will not be started.

Workaround
Do not use the same Tx Buffer for consecutive DAR transmissions or wait at least for 4 CAN bit times after successful transmission before requesting the next transmission from the same Tx Buffer.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.10. Setting CCCR.CCE During a TX Scan

When CCCR.CCE is set while the M_CAN Tx Handler is scanning the Message RAM for Tx Buffers with pending transmission requests (The TXBRP.TRPnn bits are set), The TXBRP register is reset and the Tx Handler FSM is halted. After CCCR.INIT and CCCR.CCE have been reset by the Host, the M_CAN is unable to transmit messages. When the Host requests a transmission by writing to the TXBAR register, the respective Tx Buffer Request Pending bit in the TXBRP register is set, but the Tx Handler will not start the requested transmission.

Scope:

The errata is limited to the case when CCCR.CCE is set while the M_CAN Tx Handler is scanning the Message RAM.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Effects:

When CCCR.CCE is set while a Tx scan is in progress, the Tx Handler FSM stops. After CCCR.INIT and CCCR.CCE are reset, the Tx Handler FSM does not execute transmission requests.

Workaround

Follow these steps to workaround the issue:

1. Cancel all pending transmission requests by writing the 0hFFFF FFFF to the TXBCR register.
2. Issue a clock stop request by setting the CCCR.CSR bit.
3. Wait until the M_CAN sets CCCR.INIT and CCCR.CSA to one.
4. First reset CCCR.CSR.
5. Then reset CCCR.INIT.
6. Wait until CCCR.INIT is read as zero.
7. Issue a second clock stop request by setting the CCCR.CSR bit.
8. Wait until the M_CAN sets CCCR.INIT and CCCR.CSA to one.
9. Set CCCR.CCE and reset CCCR.CSR.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.11. CAN FD Network Compatibility

The CAN FD frame format implements Bosch CAN FD Specification V1.0 and is not compatible with ISO11898-1. The CCR.NISO bit has no effect.

Workaround

Connect only to CAN-FD networks that support Bosch CAN FD Specification V1.0

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.12. On-demand Clock Source

The CAN is not compatible with an on-demand clock source.

Workaround

Clear the ONDEMAND bit to zero for the oscillator source that provides the GCLK to the CAN.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.6.13. Edge Filtering

When edge filtering is activated (CCCR.EFBI='1') and when the end of the integration phase coincides with a falling edge at the Rx input pin it may happen, that the CAN synchronizes itself wrongly and does not correctly receive the first bit of the frame. In this case the CRC will detect that the first bit was received incorrectly, it will rate the received FD frame as faulty and an error frame will be sent.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

The issue only occurs, when there is a falling edge at the Rx input pin (CAN_RX) within the last time quantum (tq) before the end of the integration phase. The last time quantum of the integration phase is at the sample point of the 11th recessive bit of the integration phase. When the edge filtering is enabled, the bit timing logic of the CAN sees the Rx input signal delayed by the edge filtering. When the integration phase ends, the edge filtering is automatically disabled. This affects the reset of the FD CRC registers at the beginning of the frame. The Classical CRC register is not affected, hence this issue does not affect the reception of Classical frames.

In CAN communication, the CAN may enter integrating state (either by resetting the CCCR.INIT or by protocol exception event) while a frame is active on the bus. In this case the 11 recessive bits are counted between the acknowledge bit and the following start of frame. All nodes have synchronized at the beginning of the dominant acknowledge bit. This means that the edge of the following start of frame bit cannot fall on the sample point, so the issue does not occur. The issue occurs only when the CAN is, by local errors, mis-synchronized with regard to the other nodes.

Glitch filtering as specified in ISO 11898-1:2015 is fully functional.

Edge filtering was introduced for applications where the data bit time is at least two tq (of nominal bit time) long. In that case, edge filtering requires at least two consecutive dominant time quanta before the counter counting the 11 recessive bits for idle detection is restarted. This means edge filtering covers the theoretical case of occasional 1-tq-long dominant spikes on the CAN bus that would delay idle detection. Repeated dominant spikes on the CAN bus would disturb all CAN communication, so the filtering to speed up idle detection would not help network performance.

When this rare event occurs, the CAN sends an error frame and the sender of the affected frame retransmits the frame. When the retransmitted frame is received, the CAN has left integration phase and the frame will be received correctly. Edge filtering is only applied during integration phase, it is never used during normal operation. As integration phase is very short with respect to 'active communication time', the impact on total error frame rate is negligible. The issue has no impact on data integrity.

The CAN enters integration phase under the following conditions:

- When CCCR.INIT is set to '0' after start-up
- After a protocol exception event (only when CCCR.PXHD = '0')

Scope:

The erratum is limited to FD frame reception when edge filtering is active (CCCR.EFBI =1) and when the end of the integration phase coincides with a falling edge at the Rx input pin.

Effects:

The calculated CRC value does not match the CRC value of the received FD frame and the CAN sends an error frame. After retransmission the frame is received correctly.

Workaround
Disable edge filtering or wait on retransmission if this rare event happens.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J		X	X	X	X	X
N				X	X	

1.6.14. Erroneous Transmission

When NBTP.NTSEG2 is configured to zero (Phase_Seg2(N) = 1), and when there is a pending transmission request, a dominant third bit of Intermission may cause the CAN to wrongly transmit the first identifier bit dominant instead of recessive, even if this bit was configured as '1' in the CAN's Tx Buffer Element.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

A phase buffer segment 2 of length '1' (Phase_Seg2(N) = 1) is not sufficient to switch to the first identifier bit after the sample point in Intermission where the dominant bit was detected.

The CAN protocol, according to ISO 11898-1, defines that a dominant third bit of Intermission causes a pending transmission to be started immediately. The received dominant bit is handled as if the CAN has transmitted a Start-of-Frame (SoF) bit.

The ISO 11898-1 specifies the minimum configuration range for Phase_Seg2(N) to be 2..8 tq. Therefore, excluding a Phase_Seg2(N) of '1' will not affect CAN conformance.

Effects:

If NBTP.NTSEG2 = 0, it may happen that the CAN transmits the first identifier bit dominant instead of recessive.

Workaround
None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.6.15. DAR Mode

When CAN is configured in DAR mode (CCCR.DAR = 1), the automatic retransmission for transmitted messages that are disturbed by an error or have lost arbitration is disabled. When the transmission attempt is not successful, the Tx Buffer's Transmission Request bit (TXBRP.TRPn) will be cleared and the Tx Buffer's Cancellation Finished bit (TXBCF.CFn) will be set.

When the transmitted message loses arbitration at any one of the first two identifier bits, chances are that instead of the bits of the actually transmitted Tx Buffer, the TXBRP.TRPn and TXBCF.CFn bits of the previously started Tx Buffer (or Tx Buffer 0, if there is no previous transmission attempt) are written (TXBRP.TRPn = 0, TXBCF.CFn = 1).

If, in this case the TXBRP.TRPn bit of the Tx Buffer that lost arbitration at the first two identifier bits are not cleared, retransmission is attempted. When CAN loses arbitration again at the immediately following retransmission, then actually and previously transmitted Tx Buffer are the same and this Tx Buffer's TXBRP.TRPn bit is cleared and its TXBCF.CFn bit is set.

Scope:

The erratum is limited to the case when CAN loses arbitration at one of the first two transmitted identifier bits while in DAR mode. This problem does not occur when the transmitted message is disturbed by an error.

Effects:

In this case, it might happen that the TXBRP.TRPn bit is cleared after the second transmission attempt instead of the first. Additionally it may happen that the TXBRP.TRPn bit of the previously started Tx Buffer is cleared, if it has been set again. As in this case the previously started Tx Buffer has lost CAN internal arbitration against the active Tx Buffer, its message has a lower identifier priority. It would also have lost arbitration on the CAN bus at the same position.

Workaround
None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

DAR Mode (continued)						
C20/C21 Device	B	C	D	E	F	H
N				X	X	

1.6.16. TxFIFO

Assuming that there are two Tx FIFO messages in the output pipeline of the Tx Message Handler.

Transmission of Tx FIFO message 1 is started:

Position 1: Tx FIFO message 1 (transmission ongoing).

Position 2: Tx FIFO message 2.

Position 3: Free FIFO bugger.

During the transmission of Tx FIFO message 1, a non Tx FIFO message with a higher CAN priority is requested. Due to its priority it will be inserted into the output pipeline. The TxMH performs 'message scans' to keep the output pipeline up to date with the highest priority messages from the message RAM.

After the following two message scans, the output pipeline has the following content:

Position 1: Tx FIFO message 1 (transmission ongoing).

Position 2: Non Tx FIFO message with higher CAN priority.

Position 3: Tx FIFO message 2.

If the transmission of Tx FIFO message 1 is not successful (lost arbitration or CAN bus error), it is pushed from the output pipeline by the non Tx FIFO message with higher CAN priority. The following scan again inserts Tx FIFO message 1 into the output pipeline at position 3:

Position 1: Non Tx FIFO message with higher CAN priority (transmission ongoing).

Position 2: Tx FIFO message 2.

Position 3: Tx FIFO message 1.

This results in Tx FIFO message 2 being in the output pipeline in front of Tx FIFO message 1 and they are transmitted in that order, resulting in a message sequence inversion.

Scope:

The erratum describes the case when CAN uses both, dedicated Tx Buffers and a Tx FIFO (TXBC.TFQM = 0) and the messages in the Tx FIFO do not have the highest internal CAN priority. The described sequence inversion may also happen between two non Tx FIFO messages (Tx Queue or dedicated Tx Buffers) that have the same CAN identifier and that should be transmitted in the order of their buffer numbers (not the intended use).

Effects:

In the above described case, it may happen that two consecutive messages from the Tx FIFO exchange their positions in the transmit sequence.

Workaround

When transmitting messages from a dedicated Tx Buffer with higher priority than the messages in the Tx FIFO, choose one of the following workarounds:

Workaround 1

Use two dedicated Tx Buffers, for example, use Tx Buffers 4 and 5 instead of the Tx FIFO.

The Transmit Loop below replaces the function that fills the Tx FIFO.

Write the message to Tx Buffer 4.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Transmit Loop:

- Request Tx Buffer 4 – write TXBAR.A4
- Write message to Tx Buffer 5
- Wait until transmission of Tx Buffer 4 completed – IR.TC, read TXBTO.TO4
- Request Tx Buffer 5 – write TXBAR.A5
- Write message to Tx Buffer 4
- Wait until transmission of Tx Buffer 5 completed – IR.TC, read TXBTO.TO5

Workaround 2

Ensure that only one Tx FIFO element is pending for transmission at any time.

The Tx FIFO elements may be filled at any time with messages to be transmitted, but their transmission requests are handled separately. Each time a Tx FIFO transmission has completed and the Tx FIFO becomes empty (IR.TFE = 1), the next Tx FIFO element is requested.

Workaround 3

Use only a Tx FIFO. Send the message with the higher priority also from Tx FIFO.

Drawback: The higher priority message has to wait until the preceding messages in the Tx FIFO are sent.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.6.17. High-Priority Message (HPM) Interrupt

There are two configurations where the issue occurs:

Configuration A:

- At least one Standard Message ID Filter Element is configured with priority flag set (S0.SFEC = 0b100/0b101/0b110)
- No Extended Message ID Filter Element configured
- Non-matching extended frames are accepted (GFC.ANFE = 0b00/0b01)

The HPM interrupt flag IR.HPM is set erroneously on reception of a non high-priority extended message under the following conditions:

1. A standard HPM frame is received and accepted by a filter with priority flag set (that is, Interrupt flag IR.HPM is set as expected).
2. An extended frame is received and accepted because of the GFC.ANFE configuration (that is, Interrupt flag IR.HPM is set erroneously).

Configuration B:

- At least one Extended Message ID filter element is configured with priority flag set (F0.EFEC = 0b100/0b101/0b110)
- No Standard Message ID filter element is configured
- Non matching standard frames are accepted (GFC.ANFS = 0b00/0b01)

The HPM interrupt flag IR.HPM is set erroneously on reception of a non high-priority standard message under the following conditions:

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1. An extended HPM frame is received and accepted by a filter with priority flag set (that is, Interrupt flag IR.HPM is set as expected).
2. A standard frame is received and accepted because of the GFC.ANFS configuration (that is, Interrupt flag IR.HPM is set erroneously).

Scope:

The erratum is limited to the following configurations:

Configuration A:

No Extended Message ID filter element is configured and non matching extended frames are accepted due to Global Filter Configuration (GFC.ANFE = 0b00/0b01).

Configuration B:

No Standard Message ID Filter Element configured and non-matching standard frames are accepted due to Global Filter Configuration (GFC.ANFS = 0b00/0b01).

Effects:

Interrupt flag IR.HPM is set erroneously at the reception of a frame with:

- Configuration A: Extended Message ID
- Configuration B: Standard Message ID

Workaround
Configuration A:

Setup an Extended Message ID filter element with the following configuration:

- F0.EFEC = 001/010: Select Rx FIFO for storage of extended frames
- F0.EFID1 = Any value: The value is not relevant as all ID bits are masked out by F1.EFID2
- F1.EFT = 10: Classic filter, F0.EFID1 = Filter, F1.EFID2 = Mask
- F1.EFID2 = 0: All bits of the received extended ID are masked out

Now all extended frames are stored in Rx FIFO '0' or Rx FIFO '1' depending on the configuration of F0.EFEC.

Configuration B:

Setup an Standard Message ID filter element with the following configuration:

- S0.SFEC = 001/010: Select Rx FIFO for storage of standard frames
- S0.SFID1 = Any value: The value is not relevant as all ID bits are masked out by S0.SFID2
- S0.SFT = 10: Classic filter, S0.SFID1 = Filter, S0.SFID2 = Mask
- S0.SFID2 = 0: All bits of the received standard ID are masked out

Now all standard frames are stored in Rx FIFO '0' or Rx FIFO '1' depending on the configuration of S0.SFEC.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.6.18. INTFLAG Status

Under the following conditions a message with wrong ID, format, and DLC is transmitted:

- CAN is in the Receiver state (PSR.ACT ≠0b10), therefore there is no pending transmission.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

- A new transmission is requested before the third bit of intermission is reached.
- The CAN bus is sampled dominant at the third bit of intermission which is treated as SoF (See ISO11898-1:2015, “Section 10.4.2.2”).

Under the conditions above, the following might happen:

- The shift register is not loaded with ID, format, and DLC of the requested message
- CAN will start arbitration with wrong ID, format, and DLC on the next bit
- If the ID wins arbitration, a CAN message with a valid CRC is transmitted
- If this message is acknowledged, the ID stored in the Tx event FIFO is the ID of the requested Tx message and not the ID of the message transmitted on the CAN bus, hence no error is detected by the transmitting CAN

The erratum is limited when CAN is in the Receiver state (PSR.ACT = 0b10) with no pending transmission (register TXBRP = 0) and a new transmission is requested before the third bit of intermission is reached and this third bit of intermission is seen dominant.

When a transmission is requested by the CPU by writing to TXBAR, the Tx message handler performs an internal arbitration and loads the pending transmit message with the highest priority into its output buffer and then sets the transmission request for the CAN Protocol Controller. The problem occurs only when the transmission request for the CAN Protocol Controller is activated in the critical time window between the sample points of the second and third bit of intermission and if that third bit of intermission is seen dominant.

This dominant level at the third bit of intermission may result from an external disturbance or may be transmitted by another node with a significantly faster clock.

Effects:

In the described case it may happen that the shift register is not loaded with arbitration and control field of the message to be transmitted. The frame is transmitted with wrong ID, format, and DLC but with the data field of the requested message. The message is transmitted in correct CAN (FD) frame format with a valid CRC.

If the message loses arbitration or is disturbed by an error, it is retransmitted with correct arbitration and control fields.

Workaround
Workaround 1:

Request a new transmission only if another transmission is already pending (that is, register TXBRP ≠ 0) or when CAN is not in the Receiver state (when PSR.ACT ≠ 0b10). To avoid activating the transmission request in the critical time window between the sample points of the second and third bit of intermission, the application software can evaluate the Rx interrupt flags, such as IR.DRX, IR.RF0N, and IR.RF1N, which are set at the last bit of EoF when a received and accepted message becomes valid. The last bit of EoF is followed by third bits of intermission.

Therefore the critical time window has safely terminated three bit times after the Rx interrupt. Now a transmission may be requested by writing to TXBAR. After the interrupt, the application has to take care that the transmission request for the CAN Protocol Controller is activated before the critical window of the following reception is reached.

Workaround 2:

If a transmission is to be requested while no other transmission request is already pending and the CAN bus is not idle, set the CCCR.INIT bit (which stops the CAN protocol controller), set the transmission request and clear the CCCR.INIT bit. The message currently being received when the CCCR.INIT bit is set will be lost, but no errors (or error frames) will be generated and the CAN protocol controller will re-integrate into the CAN communication immediately at the 11 recessive bits of the next End-of-Frame including intermission.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround 3:

It is also possible to keep the number of pending transmissions always at > 0 by frequently requesting a message, then the condition 'No pending transmission' is never met. The frequently requested message may be given a low priority, losing arbitration to all other messages.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.7. Configurable Custom Logic (CCL)

1.7.1. RS Latch Reset

The reset of the RS latch is not functional. The latch can only be cleared by disabling the LUT.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.7.2. Sequential Logic

When the LUT is disabled (LUTCTRL0.ENABLE = 0/LUTCTRL2.ENABLE = 0) to clear the flip-flop or latch output and enabled again, the sequential logic is kept under reset.

Workaround

Write CTRL.ENABLE again after LUT is enabled back (LUTCTRL0.ENABLE = 1/LUTCTRL2.ENABLE = 1).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.7.3. Enable Protected Registers

The SEQCTRLx and LUCTRLx registers are enable-protected by the CTRL.ENABLE bit, whereas they must be enable-protected by the LUTCTRLx.ENABLE bits.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.7.4. PAC Protection Error

Writing the Software Reset bit in the Control A register (CTRLASWRST) will trigger a PAC protection error.

Workaround

None.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.8. Device

1.8.1. Idle Sleep Mode

In Idle Sleep mode, the APB and AHB clocks are not stopped if the FDPLL is running as a GCLK clock source.

Workaround

Disable the FDPLL before entering Idle Sleep mode.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.2. Clock Configuration

The Analog Comparators and ADC1 use the same generic clock configuration. GCLK_ADC1 must be used to configure the clock for AC as GCLK_AC is not functional.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.3. TC Selection

The default TC selection as CCL input is not TC0, but TC4. Thus the TC selection for the CCL is TC4/TC0/TC1/TC2 instead of TC0/TC1/TC2/TC3. The TC alternate selection is TC0/TC1/TC2/TC3 instead of TC1/TC2/TC3/TC4.

Workaround

Use the TC input mapping described above.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.4. CTRLB Register Writes

In I^2C Client mode, writing the CTRLB register when in the AMATCH or DRDY Interrupt Service Routines can cause the state machine to reset.

Workaround

Write CTRLB.ACKACT to 0 using the following sequence:

```
 // If higher priority interrupts exist, then disable so that the following two writes are
atomic.
SERCOM - STATUS.reg = 0;
```


© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com


```
SERCOM - CTRLB.reg = 0;
 // Re-enable interrupts if applicable.
```

Write CTRLB.ACKACT to 1 using the following sequence:

```
SERCOM - CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
```

Otherwise, only write to CTRLB in the AMATCH or DRDY interrupts if it is to close out a transaction.

When not closing a transaction, clear the AMATCH interrupt by writing a 1 to its bit position instead of using CTRLB.CMD. The DRDY interrupt is automatically cleared by reading/writing to the DATA register in smart mode. If not in smart mode, DRDY should be cleared by writing a 1 to its bit position.

Code replacements examples:

Current:

```
SERCOM - CTRLB.reg |= SERCOM_I2CS_CTRLB_ACKACT;
```

Change to:

```
SERCOM - STATUS.reg = 0;
 SERCOM - CTRLB.reg = SERCOM_I2CS_CTRLB_ACKACT;
SERCOM - CTRLB.reg &= ~SERCOM_I2CS_CTRLB_ACKACT;
 SERCOM - CTRLB.reg = 0;
 /* ACK or NACK address */
 SERCOM - CTRLB.reg |= SERCOM_I2CS_CTRLB_CMD(0x3);
 // CMD=0x3 clears all interrupts, so to keep the result similar,
 // PREC is cleared if it was set.
 if (SERCOM - INTFLAG.bit.PREC) SERCOM - INTFLAG.reg = SERCOM_I2CS_INTFLAG_PREC;
SERCOM - INTFLAG.reg = SERCOM_I2CS_INTFLAG_AMATCH;
```

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.5. Increased Power Consumption

Increased power consumption in Standby Sleep mode.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.6. SYSTICK Calibration Value

The SYSTICK calibration value is incorrect.

Workaround

The correct SYSTICK calibration value is 0x40000000. This value should not be used to initialize the Systick RELOAD value register, which should be initialized instead with a value depending on the main clock frequency and on the tick period required by the application. For a detailed description of the SYSTICK module, refer to the Arm Cortex-M0+ documentation.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.7. DMA Write Access

DMA write access in Standby mode (i.e., during SleepWalking) may not work on some registers. The impacted peripheral registers for SAM C20/C21 E/G/J devices are as follows:

- ADC: SWTRIG
- RTC: COUNT
- TC: CTRLB, STATUS, COUNTH, COUNTL, PER, PERBUF, CC, CCBUF
- TCC: CTRLB, STATUS, COUNT, PATT, WAVE, PER, PERBUF, CC, CCBUF
- SDADC: SWTRIG

The impacted peripheral registers for SAM C20/C21 N devices are:

- RTC: COUNT
- SDADC: SWTRIG

Workaround

Use Idle Sleep mode when using DMA write access (SleepWalking) to the impacted registers.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.8.8. PC10 Pin

PC10 must be connected to GND on the PCB and must not be used at application level (keep default configuration).

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J						
N				X	X	

1.8.9. DAC Output

When using DAC Output as Positive MUX Input Selection for the ADC, starting an ADC conversion results in noise on the DAC Output voltage and noisy ADC reading.

Workaround

Wire the DAC VOUT pin externally to a ADC AINx pin input. Select the corresponding ADC AINx pin as Positive MUX Input Selection.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.8.10. DAC Output Reference Selection

When using DAC Output as the Reference Selection for the SDADC, starting a SDADC conversion results in noise on the DAC Output voltage.

Workaround

Set the SDADC Reference Buffer On by writing REFCTRL.ONREFBUF = 1.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.8.11. VREGSMOD bits

VREGSMOD bits have no effect in the PM.STDBYCFG register. The power domain controller always operates in Automatic Regulator mode.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.8.12. OSC48M Accuracy

The OSC48M accuracy cannot be reached for the whole VDD range.

Workaround

SAM C20/C21 "E/G/J" - Revision B Silicon: None.

SAM C20/C21 "E/G/J" - Revision C Silicon: Limited VDD range, according to the Electrical Characteristics chapter

SAM C20/C21 "E/G/J" - Revision D and E Silicon: Write OSCCTRL.CAL48M register, depending on the VDD range used.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.8.13. Potential hard fault on standby entry

When the systick interrupt is enabled and the standby back-bias option is set (STDBYCFG.BBIAS = 1), an hard fault can occur upon standby entry in the rare occasion when the systick interrupt coincides exactly with the standby entry.

Workaround

Disable the systick interrupt before entering standby and re-enable it after.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.8.14. Performance Mode

When entering Standby mode with the regulator configured in performance mode (STDBYCFG.VREGSMOD = 0x1), the system will wrongly switch to the low-power regulator and keep requesting GCLK0.

Workaround

Set SUPC VREG.RUNSTDBY = 0x1, which will force the system to use the main regulator.

Another possible option is to configure the regulator in auto mode (STDBYCFG.VREGSMOD = 0x0) and let the hardware automatically switch between main and low-power regulator.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.8.15. Program and Debug Interface Disable

Program and Debug Interface Disable (PDID) lock is not available on some silicon revisions. See the table below.

Workaround

None.

Note: Contact Microchip Sales to get the latest device revision with PDID.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	
N				X		

1.9. Digital-to-Analog Converter (DAC)

1.9.1. Dithering Mode

DAC in Dithering mode with right-adjust data leads to INL of 16 LSBs.

Workaround

Use dithering with left-adjusted data only.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.9.2. Standby Sleep Mode

When DAC.CTRLA.RUNSTDBY = 0 and DATABUF is written (not empty), if the device goes to Standby Sleep mode before a Start Conversion event, DAC.INTFLAG.EMPTY will be set after exit from Sleep mode.

Workaround

After waking from Standby mode, ignore and clear the flag DAC.INTFLAG.EMPTY.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Standby Sleep Mode (continued)						
C20/C21 Device	B	C	D	E	F	H
N						

1.10. Direct Memory Access Controller (DMAC)

1.10.1. CRCDATAIN Writes

If data is written to CRCDATAIN in two consecutive instructions, the CRC computation may be incorrect.

Workaround

Add a `NOP` instruction between each write to CRCDATAIN register.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.10.2. Fetch Error

When using more than one DMA channel and if one of these DMA channels has a linked descriptor, a fetch error can appear on this channel.

Workaround

Do not use linked descriptors, make a software link instead:

Replace the channel which used linked descriptor by two channels DMA (with linked descriptor disabled) handled by two channels event system:

- DMA channel 0 transfer completion is able to send a conditional event for DMA channel 1 (through event system with configuration of BTCTRL.EVOSEL = BLOCK for channel 0 and configuration CHCTRLB.EVACT = CBLOCK for channel 1).
- On the transfer complete reception of the DMA channel 0, immediately re-enable the channel 0.
- Then DMA channel 1 transfer completion is able to send a conditional event for DMA channel 0 (through event system with configuration of BTCTRL.EVOSEL = BLOCK for channel 1 and configuration CHCTRLB.EVACT = CBLOCK for channel 0).
- On the transfer complete reception of the DMA channel 1, immediately re-enable the channel 1.
- The mechanism can be launched by sending a software event on the DMA channel 0.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X			
N				X	X	

1.10.3. Enabling Channels

When at least one channel using linked descriptors is already active, enabling another DMA channel (with or without linked descriptors) can result in a channel Fetch Error (FERR) or an incorrect descriptor fetch.

This happens if the channel number of the channel being enabled is lower than the channel already active.

Workaround

When enabling a DMA channel while other channels using linked descriptors are already active, the channel number of the new channel enabled must be greater than the other channel numbers.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X			
N				X	X	

1.10.4. Concurrent channels triggers

When using concurrent channels triggers, the DMAC write-back descriptors may get corrupted.

Workaround

Multiple transfers must only be sequenced using linked descriptors on a single channel.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J				X	X	X
N						

1.11. External Interrupt Controller (EIC)

1.11.1. NMI Exception

If the NMI pin PORT config is INPUT+PULL-UP enabled and the NMI is configured to trigger on rising edge (or both edges), the NMI exception is triggered as soon as the NMI config is written.

Workaround

Set the NMI pin PORT config, enable EIC in Edge Detection mode, and then disable the EIC. Clear INTFLAG and then write the NMI configuration.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.11.2. Write-protection

The EIC ASYNCH register is not write-protected.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.11.3. Spurious Flag

When the EIC is configured to generate an interrupt on a low level or rising edge or both edges (CONFIGn.SENSEx) with the filter enabled (CONFIGn.FILTENx), a spurious flag might appear for the dedicated pin on the INTFLAG.EXTINT[x] register as soon as the EIC is enabled using CTRLA ENABLE bit.

Workaround

Clear the INTFLAG bit after the EIC is enabled and before enabling the interrupts.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.11.4. False NMI Interrupt

Changing the NMI configuration (CONFIGn.SENSEx) on-the-fly may lead to a false NMI interrupt.

Workaround

Clear the NMIFLAG bit once the NMI is modified.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.11.5. Edge Detection

When enabling EIC, SYNCBUSY.ENABLE is released before EIC is fully enabled. Edge detection can be done only after three cycles of the selected GCLK (GCLK_EIC or CLK_ULP32K).

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J						
N				X	X	

1.11.6. Edge Detection in Standby Mode

When the asynchronous edge detection is enabled, and the system is in Standby mode, only the first edge will be detected. The following edges are ignored until the system wakes up.

Workaround for SAM C20/C21 E/G/J Devices

Asynchronous edge detection doesn't work, instead use the synchronous edge detection (ASYNCH.ASYNCH[x]=0). To reduce power consumption when using synchronous edge detection, either set the GCLK_EIC frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL = 1).

Workaround for SAM C20/C21 N Devices

Use the asynchronous edge detection with debouncer enabled. It is recommended to have the DPRESCALER.PRESCALER and DPRESCALER.TICKON settings such as to have the lowest frequency possible. To reduce the power consumption, set the EIC GCLK frequency as low as possible or select the ULP32K clock (EIC CTRLA.CKSEL set).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.12. Event System (EVSYS)

1.12.1. Generic Clock

In Synchronous mode, spurious overrun interrupts can be generated when the generic clock for a channel is always ON (CHANNEL.ONDEMAND = 0).

Workaround

Set Generic Clock on Demand feature by setting CHANNEL.ONDEMAND = 1.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.12.2. Overrun Flag Trigger

The acknowledge between an event user and the EVSYS clears the CHSTATUS.CHBUSYn bit before this information is fully propagated in the EVSYS one GCLK_EVSYS_CHANNEL_n clock cycle later. As a consequence, any generator event occurring on that channel before that extra GCLK_EVSYS_CHANNEL_n clock cycle will trigger the overrun flag.

Workaround

For applications using event generators other than the software event, monitor the OVR flag.

For applications using the software event generator, wait one GCLK_EVSYS_CHANNEL_n clock cycle after the CHSTATUS.CHBUSYn bit is cleared before issuing a software event.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.12.3. Software Event

When using a software event on a channel with resynchronized path, the CHSTATUS.CHBUSYn bit will not be set immediately. If another event occurs during this time the event is lost and the overrun flag is not generated.

Workaround

Wait three GCLK_EVSYS_CHANNEL_n clock cycles for the CHSTATUS.CHBUSYn bit to be set, before issuing a new software event.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.12.4. Event Channel Configuration

Right after an Event channel configuration is done and enabled, the channel is busy for 1 generic clock (GCLK_EVSYS_Channelx) tick, however the EVSYS.CHSTATUS.CHBUSYn corresponding bit is not set during that time. This is noticeable when the EVSYS input GCLK frequency is less than the CPU frequency.

Workaround

Wait for at least 1 generic clock (GCLK_EVSYS_Channelx) tick before triggering the channel for the first time after it has been configured and enabled.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N						

1.13. I/O Pin Controller (PORT)

1.13.1. Overrun Events

When the PORT is defined as EVSYS.USER in a synch/resynch path, the first event is transmitted to the PORT but the acknowledgment coming from the PORT is not released. So next coming events are treated as overrun by EVSYS.

Workaround

None.

Do not use the synch/resynch path, only use asynchronous path.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.13.2. PORT Read and Write

PORT read/write attempts on non-implemented registers, including addresses beyond the last implemented register group (PA, PB,...) do not generate a PAC protection error.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.13.3. Write Protect

The non-debugger IOBUS writes to the PAC Write-protected registers are not prevented when the PORT is PAC Write-protected.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.13.4. User Events

PA28 is unable to handle PORT User Events.

Workaround

Use an alternative I/O.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	
N				X		

1.14. Non-Volatile Memory Controller (NVMCTRL)

1.14.1. Reserved

1.15. Peripheral Touch Controller (PTC)

1.15.1. Excess Power Consumption

The PTC generic clock is always requested during Standby mode when RUNSTDBY is set to one. Power consumption will be higher if the PTC is enabled during Standby Sleep mode even if no conversion is ongoing.

Workaround

Disable PTC in Standby mode to reduce power consumption.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.16. Real-Time Clock (RTC)

1.16.1. Read Synchronization

The COUNTSYNC/CLOCKSYNC bit of the RTC.CTRLA register has no effect. Read synchronization of the COUNT/CLOCK register is always enabled.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.16.2. COUNTSYNC

When COUNTSYNC is enabled, the first COUNT value is not correctly synchronized, hence it is a wrong value.

Workaround

After enabling COUNTSYNC, read the COUNT register until its value is changed when compared to its first value read. After this, all consequent value read from the COUNT register is valid.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.16.3. Write Corruption

A 8-bit or 16-bit write access for a 32-bit register, or 8-bit write access for a 16-bit register can fail for the following registers:

- The COUNT register in COUNT32 mode
- The COUNT register in COUNT16 mode
- The CLOCK register in CLOCK mode

Workaround

Write the registers with:

- A 32-bit write access for the COUNT register in COUNT32 mode, the CLOCK register in CLOCK mode
- A 16-bit write access for the COUNT register in COUNT16 mode

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17. Serial Communication Interface (SERCOM)

1.17.1. SPI Mode

If the SERCOM is enabled in SPI mode with SSL detection enabled (CTRLB.SSDE) and CTRLB.RXEN = 1, an erroneous SPI select low interrupt (INTFLAG.SSL) can be generated.

Workaround

Enable the SERCOM first with CTRLB.RXEN = 0. In a subsequent write, set CTRLB.RXEN = 1.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.17.2. Auto-Baud Mode

In USART Auto-Baud mode, missing Stop bits are not recognized as inconsistent sync (ISF) or framing (FERR) errors.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N				X	X	

1.17.3. SPI

In SPI Client mode with Client Data Preload Enabled (CTRLB.PLOADEN = 1), the first data sent from the client will be a dummy byte if the host cannot keep the SPI Select pin low until the end of transmission.

Workaround

In SPI Client mode, the SPI Select ($\overline{SS}$) pin must be kept low by the host until the end of the transmission if the Client Data Preload feature is used (CTRLB.PLOADEN = 1).

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.4. USART

In USART operating mode, if DBGCTRL.DBGSTOP = 1, data transmission is not halted after entering Debug mode.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.5. I^2C

In I^2C client transmitter mode, at the reception of a NACK, if there is still data to be sent in the DMA buffer, the DMA will push data to the DATA register. Because a NACK was received, the transfer on the I^2C bus will not happen causing the loss of this data.

Workaround

Configure the DMA transfer size to the number of data to be received by the I^2C host. DMA can not be used if the number of data to be received by the host is not known.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.6. Repeated Start

For Host Write operations (excluding High-Speed mode) in 10-bit Addressing mode, writing CTRLB.CMD = 0x1 does not correctly issue a Repeated Start command.

Workaround

Write the same 10-bit address with the same direction bit to the ADDR.ADDR register to properly generate a Repeated Start.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.7. Repeated Start I^2C

For High-Speed Host Write operations, writing CTRLB.CMD = 0x1 issues a STOP command instead of a Repeated Start, making repeated start not possible in that mode.

Workaround

None.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.8. CLKHOLD Bit Status in I²C

The STATUS.CLKHOLD bit in host and client modes can be written, whereas it is a read-only status bit.

Workaround

Do not clear the STATUS.CLKHOLD bit to preserve the current clock hold state.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.9. NACK and Repeated Start in I²C Host Mode

For High-Speed Host Read operations, sending a NACK (CTRLB.CMD = 0x2) forces a STOP to be issued, making repeated start not possible in that mode.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.10. 10-bit Addressing Mode

10-bit addressing in I²C Client mode is not functional.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.11. I²C in Client Mode

In I²C mode, LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR bits are not cleared when INTFLAG.AMATCH is cleared.

Workaround

Manually clear status bits, LENERR, SEXTOUT, LOWTOUT, COLL and BUSERR, by writing these bits to 1 when set.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.17.12. Collision Detection

In USART operating mode with Collision Detection enabled (CTRLB.COLDEN = 1), the SERCOM will not abort the current transfer as expected if a collision is detected and if the SERCOM APB Clock is lower than the SERCOM Generic Clock.

Workaround

The SERCOM APB clock must always be higher than the SERCOM Generic Clock to support collision detection.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.13. Quick Command

When Quick command is enabled (CTRLB.QCEN = 1), the software can issue a repeated Start by either writing CTRLB.CMD or ADDR.ADDR bit fields. If, in these conditions, SCL Stretch mode is CTRLA.SCLSM = 1, a bus error will be generated.

Workaround

Use Quick Command mode (CTRLB.QCEN = 1) only if SCL Stretch mode is CTRLA.SCLSM = 0.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.14. Over Consumption in standby

When SERCOM USART CTRLA.RUNSTDBY = 0 and the Receiver is disabled (CTRLB.RXEN = 0), the clock request to the GCLK generator feeding the SERCOM will stay asserted during Standby mode, leading to unexpected over consumption.

Workaround

Configure CTRLA.RXPO and CTRLA.TXPO to use the same SERCOM PAD for RX and TX, or add an external pull-up on the RX pin.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.15. Wakeup

The SERCOM USART does not wake up the device on Error Interrupt (INTFLAG.ERROR = 1).

Workaround

Configure the USART to wake up the device on the RX Complete Interrupt (INTENSET.RXC = 1) in order to check the PERR/FERR status (STATUS.PERR = 1 or STATUS.FERR = 1).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.17.16. Software Reset

Software Reset (CTRLA.SWRST = 1) is not functional when the SERCOM is not enabled (CTRLA.ENABLE = 0).

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.17. No Wakeup Upon Unexpected STOP

When an unexpected STOP occurs on the I^2C bus, the STATUS.BUSERR and INTFLAG.ERROR bits are set, but may not wake the system from Sleep mode. An unexpected START will not produce this issue.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.18. RESERVED

1.17.19. DBGCTRL Register Reset

The DBGCTRL register is unexpectedly reset by CTRLA.SWRST.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.20. SERCOM SPI: Client Extra Power Consumption in Standby Sleep Mode

Preloading a new SPI data (CTRLB.PLOADEN = 1) before going into Standby Sleep mode, may lead to extra power consumption.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.21. SERCOM I^2C: Automatic Acknowledge

The I^2C Client Automatic Acknowledge feature (CTRLB.AACKEN = 1) is not supported when doing a repeated start.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

Do not use the AACKEN feature, instead implement an AMATCH handler.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.17.22. SERCOM I²C: RXNACK

The RXNACK status bit is invalid during the first DRDY interrupt.

Workaround

Use a software flag to track when to ignore RXNACK and reset this flag in the I2CS_AMATCH interrupt handler (workaround is not applicable when AACKEN = 1).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.18. Sigma-Delta Analog-to-Digital Converter (SDADC)

1.18.1. Input Conversion

If the APB clock is not 2x or higher than the Generic Clock frequency, the first input conversion in a sequence will be invalid.

Workaround

The APB clock must be twice the generic clock frequency or higher, or the prescaler must be configured to provide a similar ratio.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.18.2. INL

Poor INL is observed when the SDADC input signal is close to VREF.

Workaround

SDADC Differential Input Voltage Range should be limited to ± 0.7.VREF (and not ± VREF).

SDADC Single-Ended Input Voltage Range should be limited to 0 to 0.7.VREF (and not 0 to VREF).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N						

1.18.3. Conversions

The default value of zero in GAINCORR causes RESULT to be zero. The default value of zero in CTRLB.SKPCNT generates invalid data on the first two conversions

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

Write GAINCORR to '1' before running any conversions. Write CTRLB.SKPCNT to 2 before running single conversions.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.18.4. Power Consumption

Power consumption for the SDADC does not meet the specification in the published product data sheet.

Workaround

None. Consider the following power consumption specifications for the affected silicon revisions.

Table 1-6. SDADC Power Consumption (1)

Symbol	Parameters	Conditions	Ta	Typ.	Max.	Units
IDD VDDANA	Power consumption	CTLSDADC=0x0 External Reference - VDDANA = 5.5V Vref = 2V Reference buffer on SCLK_SDADC = 6 MHz	Max. 85°C Typ. 25°C	588	658	uA
		CTLSDADC=0x0 Internal Reference - VDDANA = Vref = 5.5V Reference buffer off SCLK_SDADC = 6 MHz		552	608	uA
		CTLSDADC=0x0 External Reference - VDDANA = 5.5V Vref = 2V Reference buffer on SCLK_SDADC = 6 MHz	Max. 105°C Typ. 25°C	588	667	uA
		CTLSDADC=0x0 Internal Reference - VDDANA=Vref= 5.5V Reference buffer off SCLK_SDADC = 6 MHz		552	617	uA

Note:

1. These values are based on characterization.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X		
N				X	X	

1.19. Temperature Sensor (TSENS)

1.19.1. PAC Write-protection

When PAC Write-Protection is enabled for TSENS, writes to TSENS.CTRLB are not functional.

Workaround

Do not enable the PAC Write-Protection for TSENS.CTRLB or use the TSENS in free-running mode.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.20. Timer/Counter (TC)

1.20.1. Capture Overflow

A capture overflow can occur without INTFLAG.ERR being set if a new capture occurs within 3 APB clock periods + 3 generic clock periods after a previous capture.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

The delay between two capture events must be longer than 3 APB clock periods + 3 generic clock periods.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.20.2. I/O Pins

The input capture on I/O pins does not work.

Workaround

Use the input capture through TC event and use the EIC or CCL as event generators.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.20.3. SYNCBUSY Flag

When clearing the STATUS.PERBUFV/STATUS.CCBUFx flag, SYNCBUSY flag is released before the PERBUF/CCBUFx register is restored to its appropriate value.

Workaround

Clear successively twice the STATUS.PERBUFV/STATUS.CCBUFx flag to ensure that the PERBUF/CCBUFx register value is properly restored before updating it.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.21. Timer/Counter for Control Applications (TCC)

1.21.1. Circular Buffer

When the circular buffer is enabled, an APB clock is requested to update the corresponding APB register. If all hosts in the system (CPU, DMA) are disabled, the APB clock is never provided to the TCC, making the circular buffer feature not functional in Standby Sleep mode.

Workaround

Keep a host enabled in the system (enable DMA or do not enable Standby Sleep mode when circular buffer is enabled).

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.21.2. RAMP 2 Mode

In RAMP 2 mode with Fault keep, qualified and restart, if a fault occurred at the end of the period during the qualified state, the switch to the next ramp can have two restarts.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

Avoid faults few cycles before the end or the beginning of a ramp.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.21.3. CAPTMARK

FCTRLX.CAPTURE [CAPTMARK] does not work as described in the data sheet. CAPTMARK cannot be used to identify captured values triggered by fault inputs source A or B on the same channel.

Workaround

Use two different channels to timestamp FaultA and FaultB.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.21.4. Capture Overflow

A capture overflow can occur without INTFLAG.ERR being set if a new capture occurs within 3 APB clocks + 3 generic Clock periods from a previous capture.

Workaround

The delay between two capture events must be longer than 3 APB clock periods + 3 generic clock periods.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X					
N						

1.21.5. Advance Capture Mode

Advance Capture mode (CAPTMIN CAPTMAX LOCMIN LOCMAX DERIV0) doesn't work if an upper channel is not in one of these mode. Example: when CC[0] = CAPTMIN, CC[1] = CAPTMAX, CC[2] = CAPTEN, and CC[3] = CAPTEN, CAPTMIN and CAPTMAX will not work.

Workaround

Basic capture mode must be set in lower channel and advance capture mode in upper channel.

Example: CC[0] = CAPTEN , CC[1] = CAPTEN , CC[2] = CAPTMIN, CC[3] = CAPTMAX.

All capture will be done as expected.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N						

1.21.6. SYNCBUSY

When clearing STATUS.xxBUFV flag, SYNCBUSY is released before the register is restored to its appropriate value.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Workaround

To ensure that the register value is properly restored before updating this same register through xx or xxBUF with a new value, the STATUS.xxBUFV flag must be cleared successively two times.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N						

1.21.7. Dithering Mode

Using TCC in Dithering mode with external retrigger events can lead to unexpected stretch of right-aligned pulses, or shrink of left-aligned pulses.

Workaround

Do not use retrigger events or actions when TCC is configured in Dithering mode.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.21.8. PERBUF

In Down-Counting mode, the Lock Update bit (CTRLB.LUPD) does not protect against a PER register update from the PERBUF register.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.21.9. TCC with EVSYS in SYNC/RESYNC Mode

The TCC peripheral is not compatible with an EVSYS channel in SYNC or RESYNC mode.

Workaround

Use TCC with an EVSYS channel in ASYNC mode.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.21.10. ALOCK Feature

ALOCK feature is not functional.

Workaround

None.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.21.11. Overflow DMA trigger

Counter Overflow (OVF) DMA Trigger in DMA One-Shot Trigger Mode (CTRLA.DMAOS = 1) is not functional for RAMP2C and RAMP2CS operation modes.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.22. XOSC/XOSC32K Oscillator

1.22.1. CFD and Clock Switching

When the CFD is enabled for XOSC/XOSC32K and the oscillator input signal is stuck at 1 (i.e., logic high), the clock failure detection works correctly but the switch to the safe clock will fail.

Workaround

Two possible workarounds are:

1. If the main clock source comes from the XOSC/XOSC32K oscillator, then use the WDT in firmware and switch to the safe clock source in firmware at the WDT Reset.
2. Else since the clock failure detection is functional, once the STATUS.CLKFAIL is set and if the STATUS.CLKSW is not set, manually switch to safe clock from firmware to use another source clock instead.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J						
N				X	X	

1.23. Main Clock (MCLK)

1.23.1. PAC Protection

Writes to the MCLK Control A register (MCLK.CTRLA) do not generate a PAC protection error even if this register has been write-protected using the PAC.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

1.24. Frequency Meter (FREQM)

1.24.1. PAC Protection Error

FREQM reads on the Control B register (FREQM.CTRLB) and generates a PAC protection error.

Workaround

None.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.25. Oscillators Controller (OSCCTRL)

1.25.1. FDPLL Unlock

When using FDPLL at temperature below 25°C, spurious DPLL unlocks (OSCCTRL.DPLLSTATUS.LOCK = 0) may be detected while the FDPLL still adheres to the metrics described in the related electrical characteristics chapters of the data sheet. During these unlock periods, the DPLL output clock is halted and then restarts.

Workaround

When using FDPLL at temperature below 25°C, enable the lock bypass (OSCCTRL.DPLLCTRLB.LBYPASS = 1) to avoid losing FDPLL clock output during a false unlock status. The workaround does not avoid false unlock indications, but it disables the gating of the FDPLL clock output by the lock status; therefore, the clock is issued even if the FDPLL status shows unlocked.

Pseudo Code:

Set OSCCTRL.DPLLCTRLB.LBYPASS = 1

Set DPLLCTRLA.ENABLE = 1

Wait (OSCCTRL.DPLLSTATUS.CLKRDY = 1)

Set Source for GCLK with DPLL

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

1.25.2. FDPLL96M On-Demand Standby

The FDPLL96M On-Demand mode (DPLLCTRLA.ONDEMAND = 1) is not functional in Standby Sleep mode.

Workaround

Set DPLLCTRLA.ONDEMAND = 0 which makes the FDPLL96M always running in Standby Sleep mode.

Affected Silicon Revisions

C20/C21 Device	B	C	D	E	F	H
E/G/J	X	X	X	X	X	X
N				X	X	

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS60001479N).

Note: Corrections in tables, registers, and text are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

2.1. Absolute Maximum Ratings

Table 56-1 was updated with the following new information:

Symbol	Description	Min.	Max.	Units
V_{DD}	Power supply voltage	0	6,1	V
I_{VDD}	Current into a VDD pin	–	92	mA
I_{GND}	Current out of a GND pin	–	130	mA
V_{PIN}	Pin voltage with respect to GND and VDD	**GND-0.3V**	**VDD+0.3V**	V
$T_{storage}$	Storage temperature	-60	150	°C

2.2. EEPROM Emulation Endurance

Table 46-12 was updated with the following information:

Symbol	Parameter	Conditions	Min.	Typ.	Units
CycEEPROM	Cycling Endurance(2)	-40°C < TA < 105°C	**20k**	–	Cycles

2.3. 48 MHz RC Oscillator (OSC48M) Power Consumption

The 48 MHz RC Oscillator (OSC48M) Power Consumption was updated with the following new information:

In Electrical Characteristics 85°C (SAM C20/C21 E/G/J):

Symbol	Parameter	Conditions	Ta	Typ.	Max.	Units
IDD	Current consumption	Fout = 48 MHz, VDD = 5.0V	Max. 85°C Typ. 25°C	452	479	µA

In Electrical Characteristics 105°C (SAM C20/C21 E/G/J):

Symbol	Parameter	Conditions	Ta	Typ.	Max.	Units
IDD	Current consumption	Fout = 48 MHz, VDD = 5.0V	Max. 105°C Typ. 25°C	452	485	µA

In Electrical Characteristics 105°C (SAM C20/C21 N):

Symbol	Parameter	Conditions	Ta	Typ.	Max.	Units
IDD	Current consumption	Fout = 48 MHz, VDD = 5.0V	Max. 105°C Typ. 25°C	452	485	µA

In Electrical Characteristics AEC - Q100 Grade 1, 125°C (SAM C20/C21 E/G/J):

Symbol	Parameter	Conditions	Ta	Typ.	Max.	Units
IDD	Current consumption	Fout = 48 MHz, VDD = 5.0V	Max. 125°C Typ. 25°C	452	504	µA

2.4. IDLE2 Mode Power Consumption

Power Consumption numbers in IDLE2 mode were updated with the following new information:

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

In Electrical Characteristics 85°C (SAM C20/C21 E/G/J):

Mode	Conditions	Ta	VCC	Typ.	Max.	Units
IDLE2		85°C	5.0	1.3	**1.6**	mA

In Electrical Characteristics 105°C (SAM C20/C21 E/G/J and SAMC21N):

Mode	Conditions	Ta	VCC	Typ.	Max.	Units
IDLE2		105°C	5.0	1.5	**2.0**	mA

In Electrical Characteristics AEC - Q100 Grade 1, 125°C (SAM C20/C21 E/G/J):

Mode	Conditions	Ta	VCC	Typ.	Max.	Units
IDLE2		125°C	5.0	1.8	**2.9**	mA

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

3. Appendix A: Revision History

Rev. T Document (09/2026)
Updated the data sheet revision letter (N).

Rev. S Document (04/2026)
The following updates were performed for this revision:

- Added the following errata issue:
  - PORT: 1.13.4 User Events
- Updated the *Data Sheet Clarifications* with a new Clarification for *IDLE2 Mode Electrical Specifications*
- Added a note to *48 MHz High-Accuracy Internal Oscillator (OSC48M): 1.2.3 Start-Up* and *Device: 1.8.15 Program and Debug Interface Disable*
- New silicon revision F for SAM C20/21 N product family is introduced in this document

Rev. R Document (04/2025)
Updated the verbiage for Device errata 1.8.15 One Time Programmable Lock to read Program and Debug Interface Disable.

Rev. Q Document (01/2025)
The following Silicon Issues were added in this revision:

- ADC: 1.4.10 Syncbusy Enable
- Device: 1.8.15 One-Time Programmable Lock

Throughout the document, updates were performed to add Silicon Revision H.

Rev. P Document (06/2023)
The following Silicon Issues were updated:

- CCL: 1.7.2 Sequential Logic

The following Silicon Issues were added in this revision:

- DEVICE: 1.8.14 Performance Mode

The following Data Sheet Clarifications were added in this revision:

- Absolute Maximum Ratings
- EEPROM Emulation Endurance
- 48 MHz RC Oscillator (OSC48M) Power Consumption

Rev. N Document (03/2023)
The following silicon issues were added:

- OSC48M: 1.2.3 Start-Up

Rev. M Document (09/2022)
The following silicon issues were added:

- Overflow DMA Trigger

Rev. L Document (04/2022)
This revision contains minor typographical updates.

The following Data Sheet Clarification was updated with new information:

- OSC48M Oscillator Electrical Characterstics

The following silicon issues were added:

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

- ADC: 1.4.9 Sequence State
- SERCOM USART: 1.17.15 Error Interrupt
- SERCOM: 1.17.16 Software Reset
- SERCOM: 1.17.17 Wakeup
- DBGCTRL Register Reset
- SERCOM: 1.17.19 DBGCTRL Register Reset
- SERCOM SPI: 1.17.20 Power Consumption
- SERCOM I^2C: 1.17.21 Automatic Acknowledge
- SERCOM I^2C: 1.17.22 RXNACK

Rev. K Document (12/2021)

This revision contains minor typographical updates.

The following errata was deprecated due to resolution and is now listed as *Reserved*:

- NVMCTRL: EEPROM Cache 1.14.1

Obsolete Data Sheet Clarifications for SUPC STATUS.BODVDDRDY were removed.

Added the following new Data Sheet Clarifications:

- OSC48M Oscillator Electrical Characteristics
- OSC48M Oscillator Electrical Characteristics at 105°C
- OSC48M Oscillator Electrical Characteristics at AEC - Q100 Grade 1, 125°C

Rev. J Document (09/2021)

This revision contains minor typographical updates.

Obsolete Data Sheet Clarifications for *Interrupt Line Mapping* and the *SERCOM I/O Lines Chapter* were removed.

The following silicon issues were updated with new workarounds:

- CAN: Erroneous Transmission 1.6.14
- CAN: DAR Mode 1.6.15

Rev. H Document (04/2021)

The SPI and I^2C standards use the terminology "Master" and "Slave". The equivalent Microchip terminology, "Host" and "Client", is used in this document. This terminology has been updated throughout this document for this revision.

The following silicon issue was added in this revision:

- OSCCTRL: FDPLL Unlock 1.25.1

Rev. G Document (11/2020)

The following silicon issue was added in this revision:

- AC: 1.5.6 Spurious COMP Interrupt

The following silicon issue was updated with a new verbiage:

- EVSYS: 1.12.1 Generic Clock

Rev. F Document (09/2020)

The following Data Sheet Clarifications were added in this revision, and the older Data Sheet Clarifications were removed.

- PTC Characteristics for SAM C20/21 E/G/J at 105°C

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

- PTC Characteristics for SAM C20/21 N at 105°C
- Moisture Sensitivity Level

Rev E Document (05/2020)
The following Data Sheet Clarifications were added in this revision:

- Sigma-Delta Analog-to-Digital Converter (SDADC) Characteristics for SAM C20/C21 E/G/J at 85°C
- Power Consumption for SAM C20/C21 N at 105°C - IDLE0
- Analog-to-Digital Converter (ADC) Characteristics for SAM C20/C21 N at 105°C
- Sigma-Delta Analog-to-Digital Converter (SDADC) Characteristics for SAM C20/C21 N at 105°C
- Current Consumption - IDLE0 for SAM C20/C21 E/G/J AEC-Q100 Grade 1 at 125°C

Added the following silicon issues:

- 1.8.13 Potential hard fault on standby entry
- 1.17.14 Over consumption in standby

Rev D Document (01/2019)
The following updates were included in this revision:

- New silicon revision F for SAM C20/21 E/G/J product family is introduced in this document.
- Added the following silicon issues:
  - OSC48M: 1.2.2 Division Ratio
  - FDPLL: 1.3.4 FDPLL Loop Divider Ratio
  - AC: 1.5.4 Hysteresis
  - AC: 1.5.5 Power Consumption
  - ADC: 1.4.7 Differential and Single Ended Mode
  - ADC: 1.4.8 Power Consumption
  - CAN: 1.6.15 DAR Mode
  - CAN: 1.6.16 TxFIFO
  - CAN: 1.6.17 High Priority Message Interrupt
  - CAN: 1.6.18 INTFLAG Status
  - CCL: 1.7.2 Sequential Logic
  - CCL: 1.7.3 Enable Protected Registers
  - CCL: 1.7.4 PAC Protection Error
  - DMAC: 1.10.4 Linked Descriptors
  - MCLK: 1.23.1 PAC Protection
  - PORT: 1.13.3 Write-Protect
  - RTC: 1.16.2 COUNTSYNC
  - RTC: 1.16.3 Write Corruption
  - SERCOM: 1.17.3 SPI
  - SERCOM: 1.17.4 USART
  - SERCOM: 1.17.5 I2C
  - SERCOM: 1.17.6 Repeated Start
  - SERCOM: 1.17.7 Repeated Start I2C
  - SERCOM: 1.17.8 CLKHOLD Bit Status in I2C

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

  - SERCOM: 1.17.9 NACK and Repeated Start in I2C Master Mode
  - SERCOM: 1.17.10 10-bit Addressing Mode
  - SERCOM: 1.17.11 I2C in Slave Mode
  - SERCOM: 1.17.12 Collision Detection
  - SERCOM: 1.17.13 Quick Command
  - SDADC: 1.18.4 Power Consumption
  - TCC: 1.21.8 PERBUF
  - TCC: 1.21.9 TCC with EVSYS in SYNC/RESYNC Mode
  - TCC: 1.21.10 ALOCK Feature
  - FRQM: 1.24.1 PAC Protection Error
- The following silicon issues have been fixed in the SAM C20/21 E/G/J device silicon revision F:
  - USART: 1.17.2 Auto-baud Mode
  - RTC: 1.16.2 COUNTSYNC
  - EVSYS: 1.12.2 Overrun Flag Trigger
  - EIC: 1.11.3 Spurious Flag
  - EIC: 1.11.4 False NMI Interrupt
  - AC: 1.5.2 Low-Power Mode with Hysteresis

Rev C Document (9/2018)

- Added silicon issues for EVSYS: Software Event, Event Channel Configuration
- Added silicon issues for ADC (Reference Buffer Offset)
- Added silicon issues for XOSC/XOSC32K Oscillator (CFD and Clock Switching)

Rev B Document (6/2017)

This revision includes the following updates:

- Updated SAM C20 Family Silicon Device Identification (see Table 1. SAM C20 Family Silicon Device Identification)
- Updated SAM C21 Family Silicon Device Identification (see Table 2. SAM C21 Family Silicon Device Identification)
- Updated silicon issues Device (DMA Write Access), Device (OSC48M Accuracy), and EIC (Edge Detection)

Rev A Document (5/2017)

Initial release of this document.

© 2026 Microchip Technology Inc. and its subsidiaries

chanhvinh.com

Microchip Information

Trademarks

The “Microchip” name and logo, the “M” logo, and other names, logos, and brands are registered and unregistered trademarks of Microchip Technology Incorporated or its affiliates and/or subsidiaries in the United States and/or other countries (“Microchip Trademarks”). Information regarding Microchip Trademarks can be found at https://www.microchip.com/en-us/about/legal-information/microchip-trademarks.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP “AS IS”. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP’S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer’s risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip products are strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is “unbreakable”. Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

© 2026 Microchip Technology Inc. and its subsidiaries